期刊文献+

实时系统中基于DVS与Cache划分技术的节能研究 被引量:1

Energy Minimization Using Dynamic Voltage Scaling and Cache Partition in Real-Time Systems
在线阅读 下载PDF
导出
摘要 DVS(动态电压调度)和cache划分是用来节约嵌入式系统能耗的技术.两种技术的结合会具有更好的节能效果,而且有cache划分的其他优点,关键问题是如何为每个任务确定执行时的电压和cache大小来使系统能耗最小.在实时嵌入式系统中针对这一问题,提出了一个多项式时间复杂度算法.实验对比了多组测试集在不同算法下的能耗,结果表明,本算法在满足实时性约束条件下有效地降低系统能耗. DVS(dynamic voltage scaling) and cache partition are two technologies aimed at reducing embedded systems' energy consumption.The combination of the two techniques will not only make a better energy saving,but also have other advantages of cache partition.The key issue is how to determine the voltage and cache size for each task to minimize the energy consumption.In real-time embedded systems,on this issue,a polynomial time complexity algorithm is proposed.Experiments compared the energy consumption of multiple test sets under different algorithms,and results show that the algorithm can effectively reduce the energy consumption under the real-time constraint.
出处 《东北大学学报(自然科学版)》 EI CAS CSCD 北大核心 2011年第12期1704-1708,共5页 Journal of Northeastern University(Natural Science)
基金 国家自然科学基金资助项目(60973017) 中央高校基本科研业务费专项资金资助项目(N100604010 N100204001)
关键词 实时嵌入系统 节能 CACHE划分 动态电压调度 real-time embedded systems energy minimization cache partition dynamic voltage scaling
  • 相关文献

参考文献12

  • 1Hong I, Kimvski D, Qu G, et al. Power optimization of variablevoltage core-based systems [ J ]. IEEE Computer- Aided Design of Integrated Circuits and Systems, 1999,18 (12): 1702 - 1714.
  • 2Malik A, Moyer B, Cermak D. A low-power unified cache architecture providing power and performance flexibility[C] //Proceedings of the International Symposium on Low-Power Electronics and Design. New York: ACM, 2000 : 241 - 243.
  • 3Zhang C, Vahid F, Najjar W. A highly configurable cache architecture for embedded systems [ C ]//Proceedings of 30th Annual International Symposium on Computer Architecture. New York: ACM, 2003:136- 146.
  • 4Reddy R, Petrov P. Cache partitioning for energy-efficient and interference-free embedded multitasking [J ]. ACM Transactions on Embedded Computing Systems, 2010, 9 (3):1-35.
  • 5Mudge T, Flantner K, Blaauw D. Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads[ C]//lmernational Conference on Computer-Aided Design. New York: ACM,2002:721 -725.
  • 6Jejurikar R, Pereira C, Gupta R. Leakage aware dynamic voltage scaling for real-time embedded systems [C]//41st Design Automation Conference. New York: ACM, 2004 275 - 280.
  • 7Burger D, Austin T M, Bennett S. Evaluating future microprocessors: the simplescalar tool set[R]. University of Wisconsin, 1996.
  • 8HP Labs. CACTI[EB/OL]. I2011 - 03 - 251. http:// www. hpl. hp. com/research/cacti/? jumpid = reg- R1002 USEN.
  • 9Zhang C, Vahid F, Najjar W. A highly configurable cache architecture for low energy embedded systems [ J ]. ACM Transactions on Embedded Computing Systems, 2005, 4 (2) :363 - 387.
  • 10Kim N S, Flautner K, Blaauw D, et al. Single-v DD and single-v T super-drowsy techniques for low-leakage high- performance instruction caches [ C ] //Proceedings of the International Symposium on Low Power Electronics and Design. New York: ACM, 2004 : 54 - 57.

同被引文献11

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部