期刊文献+

沟槽型VDMOS源区的不同制作方法研究 被引量:3

Research on Several Manufacturing Methods of SRC Area of Trench VDMOS
原文传递
导出
摘要 沟槽VDMOS产品为满足电性能力要求,源极区域必须与p型体区短接,为了达到此目的,传统的做法是,源极需要进行一次光刻,在p型体区中做出阻挡源区注入的胶块,然后再进行源区注入。提出几种其他的制作方式,可以省去源区光刻,但同样可以达到原来的目的。诸如,通过刻蚀Si孔将源区与p型体区短接;或者利用刻蚀出的沟槽侧壁做屏蔽进行源区注入;利用凸出沟槽的多晶硅做屏蔽进行源区注入。这些办法都可简化工艺流程,缩短制造周期,节约制造成本,增强器件可靠性,提高产品的竞争力。 To satisfy the electric property of trench VDMOS products, it is necessary to connect SRC area with body area. Traditionally, for this purpose, photolithography on SRC layer is needed, that is, PR is made in the body area first, and then SRC area ion is implanted. Several other manufacturing methods that photolithography on SRC layer can be cancelled to reach its original aim were introduced, such as, connecting SRC with body via etching silicon-cont, implanting ion of SRC by the shield of etched trench sidewall or by the shield of poly over the trench. All of these methods can simplify process flow, shorten cycle time of manufacturing, save manufacturing cost, enhance reliability of devices and promote competitation of products.
机构地区 深圳方正微电子
出处 《半导体技术》 CAS CSCD 北大核心 2011年第11期840-843,856,共5页 Semiconductor Technology
关键词 沟槽 垂直双扩散晶体管 源极 单脉冲雪崩击穿能量 硅孔 trench VDMOS source (SRC) single pulse avalanche energy (EAS) siliconcont
  • 相关文献

参考文献4

二级参考文献24

  • 1Kuntjoro Pinardi, Ulrich Heinle, Jorgen Olsson, Stefan Bengtsson and Jean-Pierre Colinge.Unclamped Inductive Switching Behaviour of High-Power SOI VerticalDMOS Transistors withLateral Drain Contacts[J]. Solid-State Electronics,2002,46:2105-2110.
  • 2Yilmaz H,Tsui T, Bencuya I, Fortier Y, and Owyang K. Safe Operating Area of Power DMOS FETs [J] . IEEE, 1989 ,173-175.
  • 3zhy Ronghua and Chow T Paul . A Comparative Study of the Quasi-saturation in the High Voltage Vertical DMOS for Different cell Geometries [c] . In: Proceedings of 1998 international Symposium on Power Semiconductor Device & Ics ,Kyoto :343-346.
  • 4Kuntjoro Pinardi, Ulrich Heinle, High-Power SOI Vertical DMOS Transistors With Lateral Drain Contacts: Process Developments,Characterization, and Modeling [J] . IEEE Transactions on Electron Derices, MAY 2004,51 (5).
  • 5Aoki T,Tsuzuki Y.High performance and reliability trench gate power MOSFET with partially thick gate oxide film structure (PTOx-TMOS)[A].Proc.of the 18th International Symposium on Power Semiconductor Devices & ICs[C].2006,6:4-8.
  • 6Roig J,Cortes I,Jimenez D,et al.A numerical study of scaling issues for trench power MOSFETs[J].Solid-State Electron.,2005,49:965-975.
  • 7Shenai K.Optimized trench MOSFET technologies for power device[J].IEEE Trans.on Electron.Devices,1992,39(6):1435-1442.
  • 8Sun S C,Plmmer J D.Electron mobility in inversion and accumulation layers on thermally oxidized silicon surfaces[J].IEEE Trans.on Electron.Devices,2006,27(8):1497-1507.
  • 9Kim J,Roh T M.A highly relibale trench DMOSFET employing self-align technique and hydrogen annealing[J].IEEE Trans.on Electron.Devices,2001,22:594-596.
  • 10Kittl J A,Shiau W T,Hong Q Z,et al.Salicides:materials,scaling and manufacturability issues for future integrated circuits[J].Microelectronic Engineering,2000,50:87-101.

共引文献9

同被引文献25

  • 1张丽,庄奕琪,李小明,姜法明.关于VDMOSFET二次击穿现象的分析和研究[J].电子器件,2005,28(1):105-109. 被引量:7
  • 2苏延芬,刘英坤.Trench MOSFET的研究与进展[J].半导体技术,2007,32(4):277-280. 被引量:12
  • 3LORENZ L. Trends in power integration state-of-the art and future [ C ]// Proceedings of the PCIM. Shanghai, China, 2002: 1-15.
  • 4BALIGA B J. Modern power device [ M ]. NewYork: John Wiley and Sons, 1957: 269-276.
  • 5LASKA T. The field stop IGBT-a new power device con- cept with a great improvement potential [ C] // Procee- dings of the 1SPSD. Toulouse, France, 2000: 555-555.
  • 6HENSON T, CAO J. Low voltage super junction MOS- FET simulation and experimentation [ C] // Proceedings of the ISPSD. Cambridge, UK, 2003: 37-40.
  • 7HATTORI Y, NAKASHIMA, KUWAHARA M, et al. Design of a 200 V super junction MOSFET with n-buffer region and its fabrication by filling [ C ] // Proceedings of the ISPSD. Kitakyushu, Japan, 2004: 189.
  • 8IWAMOTO S, TAKAHASHI K, KURIBAYASHI H, et al. Above 500 V class super junction MOSFETs fabricated by deep trench etching and epitaxial growth [ C ] // Pro- ceedings of the 17'h International Conference on Power Semiconductor Devices and ICs. California, USA, 2005: 31.
  • 9COE D J. High vohage semiconductor device, US: 4754310 [P]. 1988-04-20.
  • 10CHEN X B. Semiconductor power device with alternating conductivity type high voltage breakdown region, US: 5216275 [P]. 1993-02-21.

引证文献3

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部