期刊文献+

FPGA的双缓冲模式PCI Express总线设计 被引量:3

Double Buffering PCI Express Interface Based on FPGA
在线阅读 下载PDF
导出
摘要 介绍了软件无线电平台中基于FPGA的双缓冲模式PCI Express(PCIE)总线的设计与实现。设计了基于Xilinx Virtex-6 FPGA的通用软件无线电平台,开发了基于Linux系统的驱动程序和PCIE硬核的DMA控制器。双缓冲提高了数据传输速度,节约了硬件资源。测试结果显示,该系统工作稳定可靠,读写速度可达402 MB/s。 This article introduces the design and implementation of double buffering PCI Express interface based on FPGA, which is ap plied in software-defined radio (SDR) system. A universal SDR platform based on Xilinx Virtex 6 FPGA is designed, and tbe device driver in Linux system and the DMA controller based on Xilinx PCIE core are developed. Double buffering increases the data transfer speed and saves the hardware resource. The test results show that our system works .stably and reliably, and the read and write speed a chieves 402 MB/s.
出处 《单片机与嵌入式系统应用》 2011年第11期22-25,共4页 Microcontrollers & Embedded Systems
关键词 双缓冲 DMA控制器 PCI EXPRESS FPGA double buffering DMA controller PCI Express FPGA
  • 相关文献

参考文献5

  • 1Xilinx Inc. Understanding Performance of PCI Express Systems,2008.
  • 2C Sauer, M Gries, J I Gomez, et al. Developing a Flexible Interface for RapidIO, Hypertransport, and PCI-Express [C]//IEEE International Conference on Parallel Computing in Electrical Engineering, January 2004.
  • 3R Budruk, D Anderson, T Shanley. PCI Express System Architecture [M]. London: Pearson Education, 2003.
  • 4Xilinx Inc. Virtex-6 FPGA Integrated Block for PCI Express User Guide,2010.
  • 5Xilinx Inc. Bus Master DMA Performance Demonstration Reference Design for the Xilinx Endpoint PCI Express Solutions, 2009.

同被引文献13

引证文献3

二级引证文献15

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部