期刊文献+

基于全反馈的高稳定性LDO线性稳压器 被引量:3

LDO Linear Regulator with High Stability Based on Full Feedback
原文传递
导出
摘要 提出了一种新型结构的高稳定性LDO线性稳压器。该电路采用基于轨至轨误差放大器的全反馈模式;设计了包括转换速率加强(SRE)电路的缓冲电路,并采用跨多级双密勒电容补偿方式。在Chartered 0.35μm CMOS工艺下进行仿真,结果表明:输出电压跟踪基准电压变化范围为GND~Vdd;在0~300 mA的电流负载下,开环电路相位裕度均不小于88°;负载电流从0 mA跳变到50 mA时,输出电压最大跳变值和环路响应时间分别为28 mV和0.5μs。用全反馈网络替代LDO的电阻反馈网络,提高了输出电压精度,减小了系统静态电流、噪声和面积。 An LDO linear regulator with high stability based on novel structure was presented.The circuit was designed with full feedback mode based on rail-to-rail error amplifier.A buffer stage including slew-rate enhanced(SRE) circuit was designed,and multi-stage stepping double Miller capacitor compensation method was adopted.Results from simulation based on Chartered 0.35 μm CMOS process showed that the circuit had an output voltage varying from GND to Vdd following reference voltage,and an open-loop phase margin not less than 88° at a load current from 0 to 300 mA.In addition,the circuit achieved a transient response with 28 mV voltage variation and 0.5 μs settling time for a 50 mA load step.The output voltage accuracy of the regulator was improved,and the quiescent current,as well as noise and area,of the system was reduced by using full feedback network,instead of resistance feedback network.
出处 《微电子学》 CAS CSCD 北大核心 2011年第1期34-38,43,共6页 Microelectronics
基金 国家高技术研究发展(863)计划基金资助项目(2007AA012284)
关键词 LDO 线性稳压器 全反馈 轨至轨放大器 快速瞬态响应 LDO Linear regulator Full feedback Rail-to-rail amplifier Fast transient response
  • 相关文献

参考文献8

  • 1RINCON-MORA G A, ALLEN P E. A low-voltage, low quiescent current, low drop-out regulator [J]. IEEE J Sol Sta Circ, 1998, 33(1): 36-44.
  • 2CHAVA C K, MARTINEZ J S. A frequency compensation scheme for LDO voltage regulators [J]. IEEE Trans Circ and Syst, 2004, 51(6): 1041-1050.
  • 3LIN H C, WU H H, CHANG T Y. An active-frequency compensation scheme for CMOS low-dropout regulators with transient-response improvement [J]. IEEE Trans Circ and Syst, 2008, 55(9): 853-857.
  • 4OH W, BAKKALOGLU B, WANG C, et al. A CMOS low noise, chopper stabilized low-dropout regulator with current-mode feedback buffer amplifier [J]. IEEE Trans Circ arid Syst, 2008, 55(10): 3006-3015.
  • 5MILLIKEN R J, SILVA-MARTINEZ J, SANCHEZSINECIO E. Full on-chip CMOS low-dropout voltage regulator [J]. IEEE Trans Circ and Syst, 2007, 54 (9):. 1879-1890.
  • 6BABANEZHAD J N. A rail-to-rail CMOS op amp [J]. IEEE J Sol Sta Circ, 1988, 23(6) : 1414-1417.
  • 7AL-SHYOUKH M, LEE H, PEREZ R. A transientenhanced low-quiescent current low-dropout regulator with buffer impedance attenuation [J]. IEEE J Sol Sta Circ, 2007, 42(8): 1732-1742.
  • 8Razavi.B.著.陈贵灿等译.模拟CMOS集成电路设计[M].西安:西安交通大学出版社,2005:310-327.

共引文献3

同被引文献20

  • 1闫良海,吴金,庞坚,姚建楠.LDO过流与温度保护电路的分析与设计[J].电子器件,2006,29(1):127-129. 被引量:23
  • 2骞海荣,邹雪城,陈卫洁,涂熙.一种快速瞬态响应双环路LDO稳压器的设计[J].微电子学,2007,37(1):132-135. 被引量:9
  • 3WANG J K, JIANG J G, I.I S S, et al. A high sta bility low drop out regulator with fast transient re sponse [C] // IEEE Int Conf Wireless Commun, Networking Inform Security. Beijing, China. 2010: 561-565.
  • 4RAZAVIB.模拟CMOS集成电路设计[M].两安:西安交通大学出版社,2003:384-390.
  • 5GRAY P R. Analysis and design of analog inlegrated circuits [M]. 4th Ed. Beijing: Higher Education Press, 2003: 153-157.
  • 6PRESSMANAI.开关电源设计[M].第3版.王志强,肖文勋,虞龙,等译.北京:电子工业出版社,2010.
  • 7TANTAWY R, BRAUER E. Performance evaluation of CMOS low dropout voltage regulators[C]// 47th IEEE Int Midwest Syrup Circ Syst. Hiroshima, Japan. 2004: 141-144.
  • 8KING B M. Advantages of using PMOS type low- dropout linear regulators in battery applications [J].Ana Applie J, 2000, 2(8) : 16-20.
  • 9BANG S L. Understanding the terms and definitions of LDO voltage regulators [ R]. Texas Instrument Corp. , 1999.
  • 10KUGELATADT T. Fundamental theory of PMOS low-dropout voltage regulators [R]. Texas Instrument Corp, 1999.

引证文献3

二级引证文献12

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部