1Sau-Kwo Chiu, JenChieh Yeh, Chih-Tsun Huang, Cheng-Wen Wu, Diagonal test and diagnostic schemes for flash memories [A]. ITC International Test Conference [C]. 2002:37-46.
2Van De Goor, A J. Using March Tests to Test SRAMs [J]. IEEE Design ~ Test of Computers, 1993, 10 (1) : 8-14.
3Rob Dekker, Frans Beenker, A Realistic Fault Model and Test Algorithms for Static Random Access Memories [J]. IEEE Transactions On Computer--Aided Design, 1990, 9 (6), 567-572.
4Heiko Ehrenberg, IEEE P1581 Can Solve Your Board Level Memory Cluster Test Problems [A]. IEEE International Test Conference [c]. 2007, 22. 3.
5White Electronic Designs data sheet for EDI88128CS [EB/OL]. http: //www. whiteedc, com.
7Mohammad Gh. Mohammad, Kewal K. Saluja and Alex S. Yap, Fault Models and Test Procedures for Flash Memory Disturbances [J]. Journal of Electronic Testing, 2001, 17 (6) : 495-508.
8National Instruments, Memory Test Reference Design [EB/OL] http: //www. ni. com.
