期刊文献+

可重构计算平台上软硬件任务划分与调度算法 被引量:2

Algorithm for hardware/software task partitioning and scheduling on reconfigurable computing platform
在线阅读 下载PDF
导出
摘要 软硬件任务划分和任务调度是保证任务集合在可重构计算平台上高效运行的重要技术。传统上软硬件任务划分与任务调度独立进行,划分方案和调度方案不一定匹配,加速效果难以保证。提出了一种将软硬件任务划分与任务调度相结合的算法。该算法综合考虑了任务的执行时间、任务间的通信开销、任务间的依赖关系以及计算资源间的并发关系,可以同时获得给定任务集的软硬件任务划分方案和任务调度方案,加速效果良好。算法开销与传统的任务调度算法相当,时间复杂度为O(V2log2V+PVlog2V)。实验结果表明了该算法的可行性和有效性。 Hardware/software partitioning and scheduling are critical to minimizing the overall run-time of applications on reconfigurable computing platform.Traditionally,hardware/software task partitioning and task scheduling are independent.The partition result and scheduling result is not always match,so that the accelerating effect is difficult to be guaranteed.A high performance algorithm combining hardware/software task partitioning with scheduling is proposed.The executive time of tasks,dependent of tasks,communication overhead among tasks,and parallelism of computing resources are comprehensively considered in the algorithm.The algorithm can produce both partition result and schedule result simultaneously.The overhead of the algorithm is similar to traditional scheduling algorithms.The time complexity of the proposed algorithm is O(V2log2V+PVlog2V).Experimental results show the feasibleness and effectiveness of the proposed algorithm.
出处 《系统工程与电子技术》 EI CSCD 北大核心 2010年第11期2459-2464,共6页 Systems Engineering and Electronics
基金 国家高技术研究发展计划(863计划)(2008AA01Z101)资助课题
关键词 计算机系统结构 可重构计算 任务图 软硬件任务划分 任务调度 computer architecture reconfigurable computing task graph hardware/software task partitioning scheduling
  • 相关文献

参考文献16

  • 1Compton K,Hauck S.Reconfigurable computing:a survey of Systems and software[J].ACM Computing Surveys,2002,34(2):171-210.
  • 2Shee S L,Erdos A,Parameswaran S.Heterogeneous multiprocessor implementations fo JPEG:a case study[C] //Proc.of International Conference on Hardzware Software Codesign,2006.
  • 3Wolf W,Jerraya A A,Martin G.Multiprocessor system-onchip(MPSoC)technology[J].IEEE Trans.on ComputerAided Design of Integrated Circuits and Systems,2008,27(10):1701-1713.
  • 4Wolf W.Middleware architectures for distributed embedded systems[C] //Proc.of International Symposium on Object Oriented Real-Time Distributed Computing,2008.
  • 5Rosa A L,Lavagno L,Passerone C.A software development tool chain for a reconfigurable processor[C] //Proc.of International Conference on Compilers,Architecture and Synthesis for Embedded Systems,2001.
  • 6Guo Z,Buyukkurt B,Najjar W,et al.Optimized generation of data-path from C codes for FPGAs[C] //Proc.of Design,Automation and Test in Europe,2005.
  • 7Li Y,Callahan T,Darnell E.Hardware-software codesign of embedded reconfigurable architecutures[C] //Proc.of Design Automation Conference,2000.
  • 8Graham R L.Bounds on multiporcessing timing anomalies[J].SIAM Journal on Applied Mathematics,1969,17(2):416-429.
  • 9Garey M R,Johnson D S.Computers and intractability:a guide to the theory of NP-completeness[M].San Francisco:W.H.Freeman and Company,1979.
  • 10Wu M Y,Gajski D D.Hypertool:a programming aid for message-passing systems[J].IEEE Trans.on Parallel and Distributed Systems,1990,1(7):330-343.

同被引文献15

  • 1刘斌.嵌入式软件可靠性[D].北京:北京航空航天大学,2002.
  • 2LAGGER A,UPEGUI A,SANEHEZ E,et al.Self-reconfigurablepervasive platform for cryptographic application[C]//Proc of Interna-tional Conference on Field Programmable Logic and Applications.2006:1-4.
  • 3De BOLE M.Configurable accelerators for video analytics[D].Penn-sylvania:Pennsylvania State University,2011.
  • 4LUBBERS E,PLATZNER M.A portable abstraction layer for hardwarethreads[C]//Proc of International Conference on Field ProgrammableLogic and Applications.2008:17-22.
  • 5TELLER J S.Scheduling tasks on heterogeneous chip multiprocessorswith reconfigurable hardware[D].Ohio:Ohio State University,2008.
  • 6MASSA A.Embedded software development with eCos[M].[S.l.]:Prentice Hall PTR,2002.
  • 7eCos discuss[EB/OL].http://ecos.sourceware.org/ml/ecos-dis-cuss.
  • 8WANG Fei.A field programmable gate array architecture for two-di-mensional partial recon-figuration[D].Dayton:Wright State Universi-ty,2006.
  • 9SOWRIRAJAN S.FPGA based hardware implementation of advancedencryption standard[D].Dayton:Wright State University,2007.
  • 10李涛,杨愚鲁,马平,柴欣.基于遗传算法的可重构系统软硬件划分[J].计算机工程与应用,2007,43(26):56-58. 被引量:9

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部