期刊文献+

多核网络处理器的高速数据交换控制结构 被引量:3

High-speed Data Exchange Control Structure of Multi-core Network Processor
在线阅读 下载PDF
导出
摘要 提出一种用于多核网络处理器数据通道处理的高速MAC接口数据交换控制结构。利用主动请求机制控制数据包的接收,通过多线程分配策略实现对接收数据的并行处理,维护数据包的到达顺序,实现高速数据传输。仿真与验证结果表明,接收控制器模块能在85MHz工作时钟下达到2.56Gb/s的数据吞吐率,满足网络处理器OC-48的线速处理要求。 A high-speed MAC interface data exchange control structure is presented in this paper,it is used for data channel processing of multi-core network processor.This structure uses active request mechanism to control packet receiving,and realize parallel data processing through multi-thread assignment,it maintains packets arriving order as well.Simulation and verification results show the receiver controller module has throughput of 2.56 Gb/s on the frequency of 85 MHz,which meets the performance requirement of network processor for OC-48 line-speed processing.
出处 《计算机工程》 CAS CSCD 北大核心 2010年第14期215-217,共3页 Computer Engineering
基金 国家自然科学基金资助项目(60506020) 陕西省科技厅自然科学基础研究计划基金资助项目(SJ08-ZT13)
关键词 数据交换接口 网络处理器 多核片上系统 千兆端口 data exchange interface network processor MPSoC gigabit port
  • 相关文献

参考文献4

二级参考文献12

  • 1Allen J R.IBM PowerNP Network Processor:Hardware,Software,and Applications[J].IBM J.Res.& Dev,2003,47(2/3):177-193.
  • 2Shah N.Understanding Network Processors[C].Proceedings of EECS'01,Berkeley:Univ.of California,2000.
  • 3Intel IXP2800[EB/OL].2005-11.http://www.intel.com/design/net work/products/npfamily/ixp2800.htm.
  • 4Freescale C-Port[EB/OL].2005-11.http://www.freescale.com/web app/ sps/site/homepage.jsp?nodeId=02VS0lDFTQ3126.
  • 5Ning W,Wolf T.Pipelining vs.Multiprocessors:Choosing the Right Network Processor System Topology[C].Proc.of Advanced Networking and Communications Hardware Workshop,Munich,Germany,2004.
  • 6Wolf T,Franklin M.A Telecommunications Benchmark for Network Processors[C].Proc.of IEEE International Symposium on Performance Analysis of Systems and Software,2000.
  • 7Lee B K,John L K.NpBench:A Benchmark Suite for Control Plane and Data Plane Applications for Network Processors[C].Proc.of the 21^th International Conference on Computer Design,2003.
  • 8IXP2400 Hardware Reference Manual[Z].Intel Corporation,2002.
  • 9Rudd K W.General Purpose VLIW Processors Using Replay Buffers[D].Stanford,CA,USA:Stanford University,1999.
  • 10Mulder J M.Tradeoffs in Processor-architecture and Data-buffer Design[D].Stanford,CA,USA:Stanford University,1988.

共引文献8

同被引文献19

引证文献3

二级引证文献20

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部