期刊文献+

A 2-to-2.4-GHz differentially-tuned fractional-N frequency synthesizer for DVB tuner applications

A 2-to-2.4-GHz differentially-tuned fractional-N frequency synthesizer for DVB tuner applications
原文传递
导出
摘要 This paper describes the design of a fractional-N frequency synthesizer for digital video broadcasting-terrestrial (DVB-T) receivers.Transfer functions in differentially-tuned PLL are derived and loop parameters are designed. In addition,a fully-differential charge pump is presented.An 8/9 high speed prescaler is analyzed and the design considerations for the CML logic are also presented.Test results show that the RMS phase error is less than 0.7°in integer-N mode and less than 1°in fractional-N mode.The implemented frequency synthesizer draws 10 mA from a 1.8-V supply while occupying a die area of about 1-mm^2 in a 0.18-μm CMOS process. This paper describes the design of a fractional-N frequency synthesizer for digital video broadcasting-terrestrial (DVB-T) receivers.Transfer functions in differentially-tuned PLL are derived and loop parameters are designed. In addition,a fully-differential charge pump is presented.An 8/9 high speed prescaler is analyzed and the design considerations for the CML logic are also presented.Test results show that the RMS phase error is less than 0.7°in integer-N mode and less than 1°in fractional-N mode.The implemented frequency synthesizer draws 10 mA from a 1.8-V supply while occupying a die area of about 1-mm^2 in a 0.18-μm CMOS process.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2010年第7期108-114,共7页 半导体学报(英文版)
基金 Project supported by the National Natural Science Foundation of China(No.60876019) the National S&T Major Project of China(No. 2009ZX0131-002-003-02) the Shanghai Rising-Star Program,China(No.09QA1400300) the National Scientists and Engineers Service for Enterprise Program,China(No.2009GJC00046).
关键词 frequency synthesizer fully-differential phase noise charge pump frequency synthesizer fully-differential phase noise charge pump
  • 相关文献

参考文献13

  • 1Dawkins M, Burdett A P, Cowley N. A single-chip tuner for DVBT. IEEE J Solid-State Circuits, 2003, 38(8): 1307.
  • 2Saias D, Montaudon F, Andre E, et al. A 0.12 μm CMOS DVBT tuner. IEEE Int Solid-State Circuits Conf Tech Dig, Feb 2005: 430.
  • 3Wu T, Hanumolu P K, Mayaram K, et al. Methods for constant loop bandwidth in LC-VCO PLL frequency synthesizers. IEEE J Solid-State Circuits, 2009, 44(2): 427.
  • 4Gardner F M. Charge-pump phase-lock loops. IEEE Trans Circuits Syst, 1980, 28(11): 1849.
  • 5He J. Frequency synthesizer for DVB-T receivers. PhD Dissertation, Fudan University.
  • 6Lu L. Frequency synthesizer for RF receivers. PhD Dissertation, Fudan University.
  • 7Lu L, Chen J, Yuan L, et al. An 18-mW 1.175-2 GHz frequency synthesizre with constant bandwidth for DVB-T tuners. IEEE Trans Microvew Theory Tech, 2009:928.
  • 8Cheng S. Design and analysis of an ultrahigh-speed glitch-free fully differential charge pump with minimum output current variation and accurate matching. IEEE Trans Circuits Syst II, Express Breiefs, 2006, 53(9): 843.
  • 9Tang Z, He J, Min H. A low-phase-noise 1-GHz LC VCO differentially tuned by switched step capacitors. IEEE Asia Solid-State Circuits Conference Proceedings, Nov 2005:409.
  • 10Rhee W, Song B S, Ali A. A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-b third-order delta-sigma modulator. IEEE J Solid- State Circuits, 2000, 35:1453.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部