期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

多核处理机系统Cache管理技术研究现状 被引量：2

Research Development of the Chip Multi-Processor Cache Management
在线阅读 下载PDF
导出
摘要 多核处理器的Cache结构设计和管理是微处理器设计领域的重要问题。当前主流的商用微处理器均采用共享最后一级Cache的系统结构,而片上最后一级Cache的性能通常对处理器的性能影响较大,因此共享Cache的管理问题成为当前研究热点。本文首先介绍当前主流多核处理器及其设计问题,然后介绍了共享Cache管理的三项重要技术:线程调度、NUCA和Cache划分,最后给出多核处理器Cache管理技术的发展方向。 It is important to design and manage the cache resources in a chip multiprocessor.Currently,mainstream commercial CPUs share their last level cache while the performance of the last level caches has great impact on the CPU performance.Therefore,shared cache management becomes an active research area.In this paper,firstly,we introduce the design challenge of the CMP cache design and the processors from the mainstream vendors.Secondly,we put forward three key technologies of shared cache management： thread scheduling,NUCA and cache partitioning.Finally,we conclude our paper and point out the future trend of the CMP cache design and management.
作者 所光 杨学军
机构地区 国防科学技术大学计算机学院
出处 《计算机工程与科学》 CSCD 北大核心 2010年第7期65-68,共4页 Computer Engineering & Science
基金 国家自然科学基金资助项目(60621003 60603081) 国家863计划资助项目(2007AA12Z147 2007AA01Z102)
关键词 多核处理器 共享CACHE 线程调度 NUCA CACHE划分 chip multiprocessor shared cache thread scheduling NUCA cache partitioning
分类号 TP302 [自动化与计算机技术—计算机系统结构]
  • 相关文献

参考文献20

  • 1Kalla R,Sinharoy B,Tendler J M. IBM Power 5 Chip:A Dual Core Multithreaded Processor[J]. IEEE Micro, 2004,24 (2): 40-47.
  • 2McNairy C, Bhatia R. Montecito: A Dual Core, Dual Thread Itanium Processor[J]. IEEE Micro,2005,25(2):10-20.
  • 3Sun Microsystems. OpenSPARC T2 Core Microarchitecture Specification[EB/OL]. [2009-04-12]. http://opensparc-t2. sunsource. net/specs/OpenSPARCT2 Core Micro Arch. pdf.
  • 4Kihm J, Settle A, J aniszewski A, et al. Understanding the Impact of Interthread Cache Interference on ILP in Modern SMT Processors[J].Journal of Instruction Level Parallelism, 2005,7(6):1-28.
  • 5Chandra D, Guo F, Kim S, et al. Predicting Interthread Cache Contention on a Chip Multiprocessor Architecture[C]//Proc of the llth Int'l Symp on High Performance Computer Architecture, 2005 : 340-351.
  • 6Fedorova A. Operating System Scheduling for Chip Multi- processor Architectures: [Ph D Thesis][D]. Harvard University, 2006.
  • 7Beckmann B M,Wood D A. Managing Wire Delay in Large Chip-Multiprocessor Caches[C]//Proc of the 37th Annual Int'l Syrup on Microarchitecture, 2004 : 319-330.
  • 8Chishti Z, Powell M D, Vijaykumar T N. Optimizing Replication, Communication and Capacity Allocation in CMPs[C]// Proc of the 32th Annual Int'l Symp on Computer Architecture, 2005 : 357-368.
  • 9Jichuan C,Sohi G S. Cooperative Cache Partitioning for Chip Multiproeessors[C]//Proc of the 21th Annal Int'l Conf on Supercomputing, 2007: 242-252.
  • 10Cho S, Jin L. Managing Distributed, Shared 1.2 Caches through OS-bevel Page Allocation[C]//Proc of the 39th Annual IEEE/ ACM Int'l Symp on Microarchitecture,2006:455-468.

二级参考文献11

  • 1Kalla R, Balaram S et al. IBM Power 5 chip: A dual-core multithreaded processor. IEEE Micro, 2004, 24(2):40-47
  • 2Kongetira P, Aingaran K et al. Niagara: A 32-way multithreaded Sparc processor. IEEE Micro, 2005, 25(2): 21-29
  • 3Kim S, Chandra D, Solihin Y. Fair Cache sharing and partitioning in a chip multiprocessor architecture//Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques. Orlando, Florida, 2004:111-122
  • 4Qureshi M K, Patt Y N. Utility-based Cache partitioning: A low-overhead, high-performance, runtime mechanism to partition shared caches//Proceedings of the 39th Annual IEEE/ ACM International Symposium on Microarchitecture. Antibes Juan-les-Pins, France, 2006:423-432
  • 5Suh G E, Rudolph L, Devadas S. Dynamic partitioning of shared Cache memory. Journal of Supercomputing, 2004, 28(1): 7-26
  • 6Iyer R. CQoS: A framework for enabling QoS in shared caches of CMP platforms//Proceedings of the 18th Annual International Conference on Supercomputing. Malo, France 2004:257-266
  • 7Iyer R, Zhao L, Guo F et al. QoS policies and architecture for Cache/memory in CMP platforms. SIGMETRICS Performance Evaluation Review, 2007, 35(1): 25-36
  • 8Chiou D, Jain P, Rudolph L et al. Application-specific memory management for embedded systems using software-controlled caehes//Proceedings of the 37th Conference on Design Automation. Los Angeles, California, United States: 2000: 416-419
  • 9Magnusson P S, Christensson M, Eskilson J et al. Simics: A full system simulation platform. Computer, 2002, 35 (2): 50-58
  • 10Luo K, Gummaraju J, Franklin M. Balancing throughput and fairness in SMT processors//Proceedings of the 21st International Symposium on Performance Analysis of Systems and Software. Tucson, AZ, 2001:164-171

共引文献11

同被引文献25

  • 1KUMAR S,TURNER J,WILLIAMS J.Advanced algorithms for fast and scalable deep packet inspection[C] // Proceedings of the 2006 ACM/IEEE Symposium on Architecture for Networking And Communications Systems.New York:ACM Press,2006:81-92.
  • 2GUO DANHUA,LIAO GUANGDENG,BHUAN L N.A scalable multithreaded L7-Filter design for multi-core servers[C] //Proceedings of the 4th ACM/IEEE Symposium on Architecture for Networking and Communications Systems.New York:ACM Press,2008:60-68.
  • 3Windows Hardware Development Center.Receive Side Scaling (RSS)[EB/OL].[2011-10-20].http://msdn.microsoft.com/en-us/windows/hardware/gg463253.aspx.
  • 4WALDVOQEL M.Multi-dimensional prefix matching using line search[C] // Proceedings of the 25th Annual IEEE Conference on Local Computer Networks. Washington, DC: IEEE Computer Society,2000:200-207.
  • 5HAMED H,AL-SHAER E.On autonomic optimization of firewall policy organization[J].Journal of High Speed Networks,2006,15(3):209-227.
  • 6MIT DARPA intrusion detection data sets[EB/OL].[2010-10-10].http://www.ll.mit.edu/IST/ideval/data/2000/2000_data_index.html.
  • 7(美)约翰逊,(美)威曾格,(美)普拉瓦提.Linux服务器性能调整[M].韩智文,译.北京:清华大学出版社,2004:23-24.
  • 8(美)LOVE R.Linux内核设计与实现[M].3版.陈莉君,康华,译.北京:机械工业出版社,2011:143-148.
  • 9Libnids[CP/OL].[2010-10-10].http://libnids.sourceforge.net/.
  • 10百度百科.多处理器[EB/OL].http://baike.baidu.com/view/2797908.htm,2012-04-03.

引证文献2

计算机工程与科学
2010年 第7期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部