期刊文献+

基于CompactPCI体系的高性能监测测向处理平台研究 被引量:1

Studying on high-performance surveillance and ganiometry processing platform based on CPCI bus
在线阅读 下载PDF
导出
摘要 提出一种新的高速并行采样技术架构以及基于可编程芯片技术和支持灵活配置的并行处理嵌入式硬件架构。该平台集多通道高速采集、大容量数据存储、高性能DSP与大规模FPGA紧耦合实时处理等功能于一体,在综合集成与应用方面具有创新性,能够保障对多模式、多速率、多频段信号分析在信号层上频域的宽阔全覆盖和时域的连续性,同时又因其硬件上提供了丰富的资源裕量,因而可以满足信息层上对多种标准和协议分析的需求及应对其未来的演进。 This paper presents a new high-speed parallel sampling framework and a parallel processing of embedded hardware architecture which is based on programmable chip technology and flexible configuration supporting method. Building upon multichannel high-speed acquisition, large-capacity data storage, high-performance DSP and FPGA tightly coupled large-scale realtime processing unit, such a platform hold innovative application property in comprehensive integration studying, which not only guaranteed the right multi-mode, multi-rate, multi-band signal detection analysis in the frequency domain with a wide coverage and continuity in the time domain, but also could cope with a variety of standards and protocol analysis needs and its future evolution while its hardware provides a rich resource margin.
机构地区 电子工程学院
出处 《电子技术应用》 北大核心 2010年第5期33-36,共4页 Application of Electronic Technique
关键词 CPCI总线 一体化 现场可编程门阵列 数字信号处理器 CPCI bus integration design FPGA DSP
  • 相关文献

参考文献4

二级参考文献25

共引文献20

同被引文献6

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部