期刊文献+

基于GALS的SOC异步接口研究 被引量:3

Research on a SOC Asynchronous Interface of GALS
在线阅读 下载PDF
导出
摘要 基于MOUSETRAP异步流水线结构提出了一种全局异步局部同步方式下的片上系统的异步互连接口架构.为实现异步接口电路的低功耗,对其进行了晶体管级的功耗优化设计.同时,利用基于多级供电电压控制下的延时可调机制,以缓解该异步互连中匹配延时链设计困难带来工艺可移植性差的问题.该接口适用于对数据传输率和功耗有较高要求的多电压供电片上系统设计. A low-power system-on-chip (SOC) asynchronous interface in global asynchronous local synchronous (GALS) style, which based on MOUSETRAP asynchronous pipelines architecture, is presented. A transistor-level method is introduced to optimize the circuits' power-performance. A tunable delay mechanism based on multi-delay's power supply is used to improve the process portability of the asynchronous interface circuits. This asynchronous interface architecture can be applied to the multi-supply SOC design of which the high-speed data rate and low-power are mandatory.
出处 《微电子学与计算机》 CSCD 北大核心 2010年第5期61-65,共5页 Microelectronics & Computer
关键词 异步流水线 全局异步局部同步 片上系统 低功耗 延时可调机制 asynchronous pipelines global asynchronous local synchronous (GALS) SOC low-power tunable delay mechanism
  • 相关文献

参考文献8

  • 1徐阳扬,周端,杨银堂,王青松,廖峰.非对称GALS系统异步接口设计[J].西安电子科技大学学报,2007,34(2):294-297. 被引量:7
  • 2Martin A J, Nystrom M, Wong C G. Three generations of asynchronous microprocessors[J]. IEEE Design & Test of Computers, special issue on Cloekless VLSI Design, 2003, 20(6) :9 - 17.
  • 3黄志正,杨祎,高茁.高速低功耗传输电路的时钟系统设计[J].微电子学与计算机,2008,25(1):108-111. 被引量:1
  • 4Zhuang S X, Li W D, Carlsson J. A asynchronous data communication with low power for GALS systems[ C]// Electronics, Circuits and Systems, 9th International Conference. New York: IEEE, 2002:753-756.
  • 5潘海祥,居水荣.异步零协议算术逻辑单元的设计[J].微电子学与计算机,2008,25(8):48-51. 被引量:1
  • 6Shimizu M, ABE K. A cost - effective handshake protocol and its implementation for bundled - data asynchronous circuits[J ]. IEICE Transactions on Fundamentals of Electronics, Communications and Computer Science, 2006, E89 - A(1) : 280 - 287.
  • 7Myers C J. Asynchronous circuit design[M]. New York: John Wiley & Sons, Inc., 2001.
  • 8Singh M, Nowick S M. MOUSETRAP: high- speed transition- signaling asynchronous pipelines [J ]. IEEE Tansactions on Very Largy Scale Integration (VLSI) Systems,2007,15(6) : 684 - 698.

二级参考文献15

  • 1龚锐,王蕾,戴葵,王志英.异步集成电路C标准单元的设计与实现[J].微电子学与计算机,2005,22(1):144-147. 被引量:4
  • 2赵冰,仇玉林,黑勇.异步集成电路标准单元的设计与实现[J].电子器件,2005,28(2):346-348. 被引量:3
  • 3崔小欣,于敦山,盛世敏,崔小乐.一种数字中频上变频器的设计与实现[J].微电子学与计算机,2006,23(1):1-5. 被引量:6
  • 4袁波,李树荣,姚素英,赵毅强,张生才.一种8位单片机中ALU的改进设计[J].微电子学与计算机,2006,23(4):71-74. 被引量:3
  • 5徐赏林,李威,王继安,龚敏.高线性度低频压控振荡器的设计[J].微电子学与计算机,2006,23(8):42-45. 被引量:7
  • 6Jenkins K A, Eckhardt J P. Measuring jitter and phase error in microprocessor phase- lockedloops[J]. IEEE Design & Test of Computers, 2000,17(2) :86 - 93.
  • 7Joonsuk Lee, Beomsup Kim. A low- noise fast - lock phaselocked loop with adaptive bandwidth control[J]. IEEE Journal of Solid- State Circuits, 2000,35(8) :1137-1145.
  • 8Joseph M Ingino. A 4GHz 40dB PSRR PLL for an SOC Application[ C]// IEEE International Solid State Circuits Conference, 2004. San Francisco, CA, USA, 2004:392 - 393, 469.
  • 9Cetric Lichtenau, MathewI Ringler. PowerTune: advanced frequency and power scaling on 64bit powerPC microprocessor[ C]//IEEE International Solid State Circuits Conference. IEEE, 2004,1:356 - 357.
  • 10Fant K M, Brandt S A. NULL convention logic: a complete and consistent logic for asynchronous digital circuit synthesis[ C]//Proceedings of the International Conference on Application Specific Systems. [ S. L. ] : Architectures, and Processors, 1996 : 261 - 273.

共引文献6

同被引文献13

引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部