期刊文献+

基于自适应算法的NoC路由单元的系统级设计 被引量:4

Design of a Router for Network on Chip Based on System Level Based on Adaptive Routing Algorithm
在线阅读 下载PDF
导出
摘要 针对片上网络(NoC)中采用确定性路由算法的路由器的缺点,提出了一种NoC路由单元的系统级模型.该模型采用了自适应路由算法,取代了2DMesh拓扑结构中常用的XY维序路由算法,可以根据当前的通道使用状态动态地分配传输路径,并优先保证GS包的发送.在SystemC平台完成了模型的设计与验证,结果表明,所设计的基于自适应算法的NoC路由单元能够在多包并发时避免路径冲突,提高了网络的并行发送能力,并支持GS服务. For disadvantages of the router which adopts determined routing algorithm, a system-level model of NoC router is proposed. This router adopts adaptive routing algorithm instead of XY ordered routing algorithm which is widely used in 2D Mesh topology. The router chooses the output ports for data transmitting by the states of current output ports and GS packets have higher priority. The router is modeled on the SystemC platform. Verification results show that the designed of router improve the parallel transmitting ability and support guaranteed service.
作者 万玉鹏 吴宁
出处 《微电子学与计算机》 CSCD 北大核心 2010年第5期42-45,49,共5页 Microelectronics & Computer
基金 江苏省自然科学基金项目(BK2008387)
关键词 片上网络 网络路由单元 自适应 系统级模型 SYSTEMC networks on chip network router adaptive system level modeling SystemC
  • 相关文献

参考文献9

  • 1Cesar Albenes Zeferino, Marcio Eduardo Kreutz. RASoC: a muter softcore for networks- on - chip[ C]//Proc. Of DATE. Paris, France: IEEE, 2004 : 198 - 203.
  • 2Mullirls R. The design and implementation of a low- latency on- chip network[C]//Asia and South Pacific Design Automation Conference (ASP-DAC). Japan, 2006.
  • 3Mullins R, West A, Moore S. Low- latency virtual - channel routers for on- chip networks[C]//Proceedings of the 31st Annual International Symposium on Computer Architecture. Germany: Munchen, 2004:188 - 197.
  • 4Kavaldjiev N, Smit G J M, Jansen P G. A virtual channel muter for on- chip networks[ C] // Proceedings of IEEE International SOC Conference. Minchen, 2004:289 - 293.
  • 5丁帅,吴宁,葛芬,王祺.片上网络路由单元的系统级建模研究[J].微电子学与计算机,2009,26(1):93-96. 被引量:10
  • 6Bjerregaard T, Sparso J. A muter architecture for connection- oriented service guarantees in the MANGO clocldess network- on- chip[ C] // Proceeding5 of Design, Automation and Testing in Europe Conference (DATE). USA: Washington, 2005 : 1226 - 1231.
  • 7Sathe S, Wiklund D, Liu D. Design of a guaranteed throughput muter for on-chip networks[ CJ // Proceedings of International Symposium on System - on - Chip. Sweden, 2004 : 25 - 28.
  • 8王高才,陈建二,陈松乔,李陶深.Mesh网络路由算法容错性的概率分析[J].计算机学报,2004,27(3):319-327. 被引量:14
  • 9杨晓强,高晔.NoC系统设计的研究[J].微电子学与计算机,2008,25(7):176-179. 被引量:9

二级参考文献26

  • 1荆元利,樊晓桠,张盛兵,高德远,周昔平.基于片上网络的系统芯片测试研究(英文)[J].微电子学与计算机,2004,21(6):154-159. 被引量:4
  • 2杜高明,高明伦,尹勇生,胡永华,周干民.基于通讯的NoC设计[J].微电子学与计算机,2006,23(4):11-14. 被引量:5
  • 3魏建军,康继昌,雷艳静.NOC的平衡设计[J].微电子学与计算机,2007,24(5):54-57. 被引量:11
  • 4Rijpkema E, C, oossens K, Radulescu A, et al. Trade - offs in the design of a router with both guaranteed and best - effort services for networks on chip[ C]//Design Automation and Test in Europe. Germany, Messe Munich, 2003: 350 - 355.
  • 5Grecu C, Ivanov A, Partha Pande, et al. Toward open Network- on - chip benchmarks [ C ]//First International Symposium on Networks - on - Chip. Princeton, New Jersey, USA, 2007:205 - 212.
  • 6Banerjee A, Mullins R, Moore S. A power and energy exploration of Network- on - Chip architectures[ C]//First International Symposium on Networks- on - Chip. Princeton, USA, New Jersey, 2007..163-172.
  • 7Mullins R, West A, Moore S. Low - latency virtual - channel routers for on - chip networks[ C]//Proceedings of the 31st Annual International Symposium on Computer Architecture. Germany: Munchen, 2004:188 - 197.
  • 8[1]Sigurd L.L.. The Touchstone 30 Gigaflop DELTA prototype. In: Proceedings of the 6th IEEE Distributed Memory Computing Conference, Portland, 1991, 671~677
  • 9[2]Lenosji D., Laudon J., Gharachorloo K. et al. The stanford DASH multiprocessor. IEEE Computer, 1992, 25(3): 63~79
  • 10[3]Agarwal Anant, Bianchini Ricardo, Chaiken David et al. The MIT alewife machine: Architecture and performance. In: Proceedings of the 22nd IEEE/ACM Annual International Symposium on Computer Architecture, Ligure, 1995, 2~13

共引文献29

同被引文献20

  • 1周干民,尹勇生,胡永华,高明伦.基于蚁群优化算法的NoC映射[J].计算机工程与应用,2005,41(18):7-10. 被引量:14
  • 2Ogras U Y, Hu Jingcao, Marchlescu R. Key research problems in NoC design: a holistic perspective I-C-I// Proceedings of the 3rd IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis. Jersey City, 2005: 69-74.
  • 3武交锋.应用遗传算法提高蚁群算法性能的研究[D].太原:太原理工大学,2007.
  • 4Benini L,Micheli G De. Networks on chips= a new SoC paradigm[J].Computer,2002,(01):70-78.
  • 5Glass C J,Ni L M. The turn model for adaptive Rou-ting[J].ACM,1994,(05):874-902.
  • 6Chiu GM. The odd-even turn model for adaptive rou-ting[J].IEEE Transactions on Parallel and Distribu-ted Systems,2000,(07):729-738.
  • 7Hemayet H,Mostak A,Abdullah A. GpNoC-sim--A,general purpose simulator for network-on-chip[R].Dhaka,Information and Communication Technology,2007.254-257.
  • 8杨盛光,李丽,高明伦,张宇昂.面向能耗和延时的NoC映射方法[J].电子学报,2008,36(5):937-942. 被引量:46
  • 9葛芬,吴宁.功耗优化的片上网络协同映射[J].应用科学学报,2008,26(6):606-612. 被引量:5
  • 10陈延仓,谢伦国,李晋文.一种基于遗传算法的片上网络映射算法[J].计算机工程与科学,2009,31(A01):14-16. 被引量:1

引证文献4

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部