期刊文献+

基于SOI-SONOS存储器的高速辐照加固灵敏放大器设计 被引量:2

Novel High-Speed Radiation Hardened Sense Amplifier for SOI Based SONOS Memory
在线阅读 下载PDF
导出
摘要 总剂量辐照下,存储单元和MOS管阈值电压均会发生漂移,引起灵敏放大器性能退化.基于0.6μmSOI工艺,设计了一种用于SONOSEEPROM存储器中的高速、辐照加固的新型灵敏放大器.该电路中采样反相器和参考支路采用电路补偿技术,以达到抗辐照效果.双支路预充技术用于提高读取速度.仿真结果表明灵敏放大器中采样反相器噪声容限,以及参考电流基本不受辐照引起的阈值电压漂移的影响.此外,辐照后新型灵敏放大器电路延迟时间仅为9.16ns,与传统单支路预充结构相比,延迟时间缩短27%. A high-speed radiation hardened sense amplifier for a SONOS type EEPROM memory is designed and realized in 0.6μm SOI process. Total dose radiation would cause large threshold voltage shifts of both memory cells and MOS transistors, hence degrades the performance of the sense amplifier. Compensation techniques for the sampling inverter and reference branch are proposed to achieve radiation hardness effectively. Furthermore, double branch precharge technique is developed to improve the read speed. As a result, the noise margin of the sampling inverter and the reference circuit in the proposed sense amplifier are not sensitive to threshold voltage shifts induced by the radiation. The simulation result shows that the sensing time of the proposed sense amplifier achieves only 9.16 ns, which is dramatically reduced by 27% compared with the single branch precharge technique.
出处 《微电子学与计算机》 CSCD 北大核心 2010年第5期22-26,30,共6页 Microelectronics & Computer
关键词 SONOS 灵敏放大器 高速 总剂量辐照 辐照加固 SONOS sense amplifier high speed total dose radiation radiation harden
  • 相关文献

参考文献9

  • 1辛明瑞,时晨,高德远,张伟功.面向空间应用的片上系统集成技术研究[J].微电子学与计算机,2006,23(6):194-197. 被引量:6
  • 2Adams D A, Mavisz D, Murray J R, et al. SONOS nonvolatile semiconductor memories for space and military applications[J]. IEEE Proceedings of Aerospace Conference, 2001(5) : 2295 - 2300.
  • 3Leray J L, Nivet D E, Pere J L. CMOS/SOI hardening at 100 Mrad(SiO2)[J ]. IEEE Transactions on Nuclear Science, 1990, 37(6) : 2013- 2019.
  • 4Yasushim Nishiokal, Kiyonori Ohyu, Yuzuru Ohjil, et al. Radiation hardened micron and submicron MOSFETs containing fluorinated oxides [ J ]. IEEE Transactions on Nuclear Science, 1989, 36(6) : 2116-2123.
  • 5李海霞,李卫民,谭建平,陆时进.一种低功耗抗辐照加固256kb SRAM的设计[J].微电子学与计算机,2007,24(7):142-145. 被引量:9
  • 6Nadim Haddad, Leonard Rockett, Scott Doyle, et al. Design considerations for next generation radiation hardened SRAMs for space applications[ C]//IEEE Proceedings of Aerospace Conference. UK: Edinburgh, 2005(3) : 1 - 6.
  • 7Shreedhara J K, Bamaby H J, Bhuva B L, et al. Circuit technique for threshold voltage stabilization using substrate bias in total dose environment [J ]. IEEE Transactions on Nuclear Science, 2000, 47(6): 2557-2560.
  • 8Hughes H L, Benedetto J M. Radiation effects and hardeningof MOS technology: devices and circuits[J]. IEEE Transactions on Nuclear Science, 2003, 50 (3) : 500 - 521.
  • 9Chaocheng Chen, Sowchang Liu, Chengcheng Hsiao, et al. A circuit design for the improvement of radiation hardness in CMOS digital circuits[J]. IEEE Transactions on Nuclear Science, 1992, 39(2): 272-277.

二级参考文献18

  • 1石乔林,李天阳,张树丹,薛忠杰.一种4-Mb高速低功耗CMOS SRAM的设计[J].微电子学与计算机,2005,22(11):63-65. 被引量:3
  • 2Surrey Space Centre.A System-on-a-Chip for Small Satellite Data Processing and Control(ChipSat).ESA Contract 14894.http://www.estec.esa.nl/.2003,10
  • 3Virtual SoCket Interface Alliance Website.http://www.vsi.org
  • 4ASIC Council website.http://www.si2.org/asic
  • 5S Duzellier,D Falguère,M Tverskoy,et al.SEU Induced by Pions in Memories From Different Generations.IEEE Transactions on Nuclear Science,2001,48(6):1960
  • 6Dale McMorrow,Joseph S Melinger,Stephen Buchner.Application of a Pulsed Laser for Evaluation and Optimization of SEU-Hard Designs.IEEE Transactions on Nuclear Science.2000,47(3):559
  • 7Mark P Baze,Steven P Buchner,Dale McMorrow.A Digital CMOS Design Technique for SEU Hardening.IEEE Transactions on Nuclear Science,2000,47(6):2603
  • 8G Bruguier,J M Palau.Single Particle-Induced Latchup.IEEE N.S.1996,43(2):345
  • 9A H Johnston.The Influence of VLSI Technology Evolution on Radiation-Induced Latchup in Space Systems.IEEE N.S.1996,43(2):307
  • 10SPARC International Inc.The SPARC Architecture Manual Version 8.SPARC International Inc,1992

共引文献13

同被引文献13

  • 1Jan M Rabaey, Anantha Chandrakasan, Borivoge Nikolic.数字集成电路--电路、系统与设计[M].周润德,译.北京:电子工业出版社,2004:477-484.
  • 2Li W T, McKenzie D R, Wiszniewski W. A compara tive study of the on-off switching behavior of metal in sulator-metal antifuses [J]. IEEE Electron Device Let ters, 1998, 19(9): 295-297.
  • 3Antonino Conte, Gianbattista Lo Giudice, Gaetano Palumbo, et al. A high-performance very low-voltage current sense amplifier for nonvolatile memories [J].IEEE Journal of Solid-State Circuits, 2005, 40 (2): 507-514:.
  • 4Henson W K, Yang N, Kubicek S, et al. Analysis of leakage currents and impact on off-state power con- sumption for CMOS technology in the 100-nm regime [J]. IEEE Trans on Electron Devices, 2000, 45 (7): 1393-1400.
  • 5Keunwoo K, Hanafi H I, Cai J, et al. Off-state cur- rent and performance analysis for double-gate CMOS with non-self-aligned back gate [J]. IEEE Trans on Electron Devices, 2005, 52(9): 2104-2107.
  • 6Keunwoo K, Das K K, Joshi R V, et al. Leakage power analysis of 25-nm double-gate CMOS devices and cir- cuits [J]. IEEE Trans on Electron Devices, 2005, 52 (5) : 980-986.
  • 7Chouksey S, Fossum J G. DICE: A beneficial short- channel effect in nanoscale double-gate MOSFETs [J]. IEEE Trans on Electron Devices, 2008, 55 (3): 796 -802.
  • 8Hsu C Y; Lee C C; Lin Y T, et al. Enhanced hole gate direct tunneling current in process- induced uniaxial compressive stress p-MOSFETs [J]. IEEE Trans on Electron Devices, 2009, 56(8) : 1667- 1673.
  • 9潘培勇,赵琳娜,王春早,薛忠杰.一种新型地址变化探测技术在SRAM中的应用[J].微计算机信息,2007,23(02Z):282-283. 被引量:2
  • 10甘学温,黄如,刘晓彦等.纳米CMOS器件[M].北京:科学出版社,2004.

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部