期刊文献+

MCS-DMA:一种面向SoC内DMA传输的内存控制器优化设计 被引量:6

MCS-DMA:An Optimization Design of Memory Controller for DMA Transfers in SoC
在线阅读 下载PDF
导出
摘要 当前主流片上总线协议——AHB存在访存带宽利用率较低的问题.本文基于SoC内DMA传输较多的特点,提出一种新的优化设计:在内存控制器内部增加MCS-DMA模块,并通过驱动程序将MCS-DMA模块与目标DMA传输绑定.一方面实现数据预取,提升了单个DMA传输时的总线带宽利用率;另一方面使访存请求在内存控制器内部流水化完成,提升多个DMA并发时的总线带宽利用率.将该设计应用到北大众志SKSoC后,单个DMA传输时的总线带宽利用率提升至100%,多个DMA并发时的总线带宽利用率从33.3%提升至85.5%,而芯片的设计面积仅增加2.9%. Current mainstream on-chip bus protocol — AHB has a problem that the bandwidth utilization of memory accesses is quite low.This paper proposes a new optimization design based on the feature that there are massive DMA transfers in SoC.Proposed method adds MCS-DMA modules inside the memory controller and bind MCS-DMA modules to target DMA transfers via software drivers.On the one hand,it prefetches data to increase the bandwidth utilization of single DMA transfer;on the other hand,it makes memory requests pipelined inside the memory controller,which increases the bandwidth utilization of multiple parallel DMA transfers.After applying the design to PKUnity-SK SoC,the bus bandwidth utilization when transferring single DMA increases to 100%.When transferring multiple DMAs in parallel,the bus bandwidth utilization increases from 33.3% to 85.5%.However,the chip area only increases by 2.9%.
出处 《电子学报》 EI CAS CSCD 北大核心 2010年第3期598-604,共7页 Acta Electronica Sinica
基金 国客863高技术研究发展计划(No.2006AA010202)
关键词 系统芯片 内存控制器 直接内存访问 System-on-Chip memory controller direct memory access(DMA)
  • 相关文献

参考文献14

  • 1Michael Keating, Pierre Bficaud. Reuse Methodology Manual for System-On-A-Chip Designs (3rd Edition)[M]. Norwell, USA: Kluwer Academic Publishers, 2002.
  • 2Power. org. Embedded bus architecture report [ EB/OL ]. http://www. power.org/resources/downloads/Embedded_ Bus_ Arch_ Report_ 1.0. pdf,2008.
  • 3ARM Ltd. AMBA 2.0/3.0 Specifications[ EB/OL ]. http:// www. arm. com/products/solutions/AMBAHomePage. html, 2008.
  • 4Mirko Loghi, et al. Analyzing on-chip communication in a MPSoC environment[ A]. Design, Automation and Test in Europe Conference and Exhibition[ C]. Pads, France: IEEE Computer Society, 2004.752 - 757.
  • 5Martino Ruggiero, et al. Scalability analysis of evolving SoC interconnect protocols [ A ]. International Symposium on System- on-Chip[ C]. Tampere, Finland: IEEE Inc, 2004. 169- 172.
  • 6Simone Medardoni, et al. Capturing the infraction of the communication, memory and I/O subsystems in memory-centric industrial MPSoC platforms[ A]. Design,Automation and Test in Europe Conference and Exhibition[ C]. Nice Acropolis, France: IEEE Inc., 2007.660 - 665.
  • 7程旭,陆俊林,易江芳,刘姝.面向UMPC的北大众志-SK系统芯片设计[J].计算机学报,2008,31(11):1877-1887. 被引量:7
  • 8王蕾,陆洪毅,王进,戴葵,王志英.一种面向嵌入式应用的片上系统:腾跃-1[J].电子学报,2005,33(11):2036-2039. 被引量:4
  • 9Sanghun Lee and Chanho Lee. A high performance SoC on- chip-bus with multiple channels and muting processes[ A]. IFIP International Conference on Very Large Scale Integration and System-on-Chip[ C]. Nice, France: IEEE Computer Society, 2006.86 - 91.
  • 10Lee Kun-bin, et al. An efficient quality-aware memory controller for multimedia platform SoC[ J]. IEEE Transactions on Circuits and Systems for Video Technology, 2005,15 (5) : 620 - 633.

二级参考文献20

  • 1Asanovic K, Bodik R et al. The landscape of parallel computing research: A view from Berkeley. University of California, Berkeley, San Francisco, CA, USA: Technical Report UCB/EECS-2006-183, 2006
  • 2Dasu A, Panchanathan S, A survey of media processing approaches. IEEE Transactions on Circuits and Systems for Video Technology, 2002, 12(8): 633-640
  • 3Rathnam S, Slavenburg G. An architecture overview of the programmable multimedia processor: TM-1//Proceedings of the Compcon' 96, Technologies for the Information Superhighway Digest of Papers. Santa Clara, CA, USA, 1996:319-326
  • 4Kgil T, Roberts D, Mudge T. Improving NAND flash based disk caches//Proceedings of the 35th Internal Symposium on Computer Architecture. Beijing, China, 2008:327-338
  • 5Trainor M. Overcoming disk drive access bottlenecks with Intel robson technology. Intel Technology Magazine, 2006, 4(9) : 9-11
  • 6Stevens C E. At attachment 8-ATA/ATAPI command set (ATAS-ACS). T13 Technical Committee, United States: AT Attachment-8: D1699rlc-ATA8-ACS, 2007
  • 7Chen F, Jiang S, Zhang X. SmartSaver: Turning flash drive into a disk energy saver for mobile computers//Proceedings of the Low Power Electronics and Design. Tegernsee, Germany, 2006:412-417
  • 8Kgil T, Mudge T. FlashCache: A NAND flash memory file cache for low power web servers//Proceedings of the 2006 International Conference on Compilers, Architecture and Synthesis for Embedded Systems. Seoul, Korea, 2006: 103- 112
  • 9Kim Y J, Kwon K T, Kim J. Energy-efficient file placement techniques for heterogeneous mobile storage systems//Proceedings of the 6th ACM & IEEE International Conference on Embedded Software. Seouh Korea, 2006:171-177
  • 10Zadok E, Badulescu I. A stackable file system interface for linux//Proceedings of the 5th Annual Linux Expo. Raleigh, North Carolina, 1999:141-151

共引文献8

同被引文献59

  • 1石文侠,吴龙胜,盛廷义,艾刁,陈庆宇.一种支持全双工数据传输的多通道DMA控制器设计[J].微电子学与计算机,2015,32(2):76-79. 被引量:4
  • 2王蕾,陆洪毅,王进,戴葵,王志英.一种面向嵌入式应用的片上系统:腾跃-1[J].电子学报,2005,33(11):2036-2039. 被引量:4
  • 3Micron Technology. 1Gb:X4,X8,X16 DDR2 SDRAM[ EB/ OL]. http://download, micron, com/ ixif/datasheets/dram/ ddr2/1GbDDR2, pdf, 2004.
  • 4Theo A C M Claasen. An industry perspective on current and future state of the art in system-on-chip (Sot) technology[J].Proceedings of thelEEE,2006,94(6):ll21 - 1137.
  • 5Youn-Long Steve Lin. Essential Issues in Soc Design:Design- ing Complex Systems-on-Chip [ M ]. Dordrecht, The Nether lands: Springer, 2006.73 - 118.
  • 6Menghao Su, Xiang Gao, et al. Efficiency-aware Qos dram scheduler[ A]. IEFE, International Conference on Networking, Architecture, and Storage[ C ]. Zhang Jia Jie, Hunan, China: IEEE Society, 2009.223 - 226.
  • 7C Macian, S Dharmapurikar, et al. Beyond performance: Secure and fair memory management for multiple systems on a chip [A ]. Proceedings of IEEE International Conference on Field- Programmable Technology [ C ]. Tokyo, Japan: IEEE. Society, 2003. 348 - 351.
  • 8S Heithecker, R Ernst. Traffic Shaping for an Fpga based sdram controller with complex Qos requirements[ A ]. Proceedings of 42nd Design Automation Conference[ C]. Anaheim, CA, USA: IEEE. Society, 2005.575 - 578.
  • 9J Owen, M Steinman. Noahbridge architecture of Amd's griffin microprocessor family[J]. IEEE Micro,2008,28(2) : 10- 18.
  • 10ARM Inc. Primecell θ Ddr2 Dynamic Memory Controller Technical Reference Manual [ EB/OL ]. http://infocenter. arm. corn/help/topic/com, ann. doc. ddi0418a/DDI0418. pdf, 2009-03-29.

引证文献6

二级引证文献16

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部