期刊文献+

一种高压、低功耗、瞬态响应增强型CMOS线性稳压器(英文)

A High-voltage,Low-power,Transient-responseimproved CMOS Linear Regulator
在线阅读 下载PDF
导出
摘要 提出了一种用于电源管理系统的高电压、低功耗CMOS线性稳压器。通过使用所提出超级源极跟随器,位于功率管栅极的内部非主极点能够很容易地被推到单位增益带宽以外而不消耗大的静态电流,因此,有效减小了内部补偿电容;通过使用动态频率补偿技术,稳压器能在整个负载电流范围内稳定。提出的超级源极跟随器通过在功率管栅极处增加充电通道和放电通道改善了瞬态响应。该方法在降低功耗的同时,得到了快速且安全的上电瞬态响应和快速的负载变化瞬态响应.使用0.5μm高压n阱CMOS工艺,外接R_(ESR)为10 mΩ的0.47μF负载电容时,仿真发现,该稳压器表现出良好的稳定性和瞬态响应,而仅消耗10μA的静态电流. A high-voltage,low-power CMOS linear regulator used in a power management system is proposed. With the proposed super source follower,the non-dominant pole generated at the gate of the power transistor can be easily pushed away from the unity-gain frequency(UGF) without dissipating large quiescent current, so the internal compensating capacitor is effectively reduced;ith dynamically frequency compensation method,the regulator achieves stability under the full range of the load current.The proposed super source follower also improves transient response through adding a charging path and a discharging path at the gate of the power transistor.This method provides power saving,and at the same time enables a fast and safe power-on transient response and a fast load transient response.Simulated in a 0.5μm high-voltage n-well CMOS process, the regulator shows good stability and transient responses with a 0.47μF-10 mΩintrinsic equivalent series resistor (ESR) load capacitor while consuming only 10μA quiescent current.
出处 《南开大学学报(自然科学版)》 CAS CSCD 北大核心 2010年第1期52-59,共8页 Acta Scientiarum Naturalium Universitatis Nankaiensis
基金 2007 the year of Major High-tech Industrialization Projects in Tianjin(0721919M7710009)
关键词 稳压器 LDO 瞬态响应 超级源极跟随器 动态频率补偿 regulator LDO transient response super source follower dynamically frequency compensation
  • 相关文献

参考文献8

  • 1Rineon-Mora G A,Allen P E.Optimized frequency-shaping circuit topologies for LDO's[J].IEEE Transaction on Circuits and Systems Ⅱ,Analog and Digital Signal Processing,1998,45(6),703-708.
  • 2Rincon-Mora G A.Active capacitor multiplier in Miller-compensated circuits[J].IEEE Journal of Solid-state Circuits,2000,35(1):26-32.
  • 3Ka Nang Leung.Mok P K T.A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation[J].IEEE Journal of Solid-state Circuits,2003,38(10):1 691-1 702.
  • 4Rincon-Mora G A,Allen P E.A low-voltage,low quiescent current.low drop-out regulator[J].IEEE Journal of Solid-state Circuits,1998,33(1):36-44.
  • 5Kuo Poyu,Zhou Dian,Lin Zhiming.A low-dropout regulator with low ESR,low line regulation and high currency efficiency using Low output-resistance voltage buffer[C]//IEEE Conference on Electron Devices and Solid-State Circults,December 20-22,2007,Tayih Landis Hotel,Taiwan.Piscataway,New Jersey:IEEE Xplore,2007:473-476.
  • 6Mohammad A1-Shyoukh,Hoi Lee,Raul Perez.A transient enhanced low-quiescent current low-dropout regulator with buffer impedance attenuation[J].IEEE Journal of Solid-State Circuits,2007,42(8):1 732-1 742.
  • 7Paul R Gray,Paul J Hurst,Stephen H Lewis,et al.Analysis and Design of Analog Integrated Circuits[M].New York:John Wiley & Sons,2001.
  • 8Ka Chun Kwok,Mok P K T.Pole-zero tracking frequency compensation for low dropout regulator[C]//IEEE International Symposium on Circuits and Systems,April 8-11,2002,Hong Kong.Piscataway,New Jersey:IEEE Xplore,2002:735-738.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部