期刊文献+

SDH设备时钟中的数字锁相环设计 被引量:1

Design of Digital Phase Locked Loop Used in SDH Equipment Clock
在线阅读 下载PDF
导出
摘要 提出了一种新的用于实现SDH设备时钟的数字锁相环,采用时数转换器来实现数字锁相环中的鉴相器;该时数转换器的时间测量精度达到200 ps,因而极大地改进了鉴相器的鉴相精度;改进后的数字锁相环具有很好的频率稳定度和相位特性,对时钟源有很好的跟踪能力,且能实现时钟源的平滑切换,完全满足了ITU-T G.813规范要求。 A novel Digital Phase Locked Loop used in SDH equipment Clock is proposed. The phase detector of the DPLL is implemented with the time--to--digital eonverter whose resolution is 200 ps. With this improvement of the phase detector' s resolution, the DPLL shows excellent performance. The DPLL has stable frequency output, has excellent performance to track the reference timing, and can change the reference timing smoothly. It meets the requirement given in ITU--T Recommendation G. 813.
出处 《计算机测量与控制》 CSCD 北大核心 2009年第7期1418-1420,共3页 Computer Measurement &Control
关键词 SDH 数字锁相环 时数转换器 SDH digital phase locked loop time--to--digital converter
  • 相关文献

参考文献5

  • 1Shi G W,Wang Q,Chen M.A digital phase locked loo Pused in SDH equipment clock[A].IEEE 2nd International Conference on Microwave and Millimeter Wave Technology[C],2000,231 -234,.
  • 2Song J,An Q,Liu S B.A high-resolution time-to-digital converter implemented in field-programmable-gate-arrays[A].IEEE Transactions on Nuclear Science,2006,53 (1):236-241.
  • 3章明沛,刘纯武.基于二维延迟链的高精度时间间隔测量[J].电子测量技术,2008,31(9):43-46. 被引量:3
  • 4ITU-T Recommendation G.813[S].Timing characteristics of SDH equipment slave clocks (SEC).
  • 5Stratix GX FPGA Family Data Sheet[S].San Jose,CAt Altera Corp.,2003.

二级参考文献8

  • 1宋健,安琪,刘树彬.基于PCI总线的高精密时间间隔测量仪的研制[J].电子测量与仪器学报,2006,20(3):37-42. 被引量:10
  • 2潘继飞,姜秋喜,毕大平.基于内插采样技术的高精度时间间隔测量方法[J].系统工程与电子技术,2006,28(11):1633-1636. 被引量:34
  • 3SONG J,AN Q, LIU SH B. A high-resolution time-to-digital converter implemented in field-programmablegate-arrays [J]. IEEEE Transactions On Nuclear Science, 2006,53(1) : 236-241.
  • 4HUANG J L, CHENG K T. an on-chip short-time interval measurement technique for testing high-speed communication links[J]. 19th IEEE Proceedings on VLSI Test Symposium, 2001,380-385.
  • 5KALISZJ, SZPLET R, PASIERBINSKI J, et al. Field-promgramable-gate-array-based time-to-digital converter with 200 ps resolution [J]. IEEE Transactions On Instrumentation And Measurement, 1997, 46(1):51-55.
  • 6KALISZ J, SZPLET R, PASIERBINSKI J. Interpolation time counter with 100 ps resolution on a single FPGA device[J]. IEEE Transactions On Instrumentation And Measurement, 2000, 49 (4) : 879-883.
  • 7WUJ Y, SHI Z, WANG I Y. Firmware-only implementation of time-to-digital converter (TDC) in field-programmable gate array (FPGA) [J]. Neclear Cinece Sympsium Conference Record, 2003, 1: 177-181.
  • 8许洪光,林茂六.基于现场可编程门阵列的时数转换器原理与实现方法[J].测控技术,2003,22(9):58-60. 被引量:2

共引文献2

同被引文献7

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部