期刊文献+

基于SystemC的片上系统设计 被引量:1

SystemC Based System on Chip Design
在线阅读 下载PDF
导出
摘要 本文首先提出了一种基于SystemC的片上系统设计方法,它能够很好地实现软硬件的协同设计,接着提出了一种改进的基于UML建模的片上系统设计方法,此设计方法通过UML对顶层系统建模,用SystemC描述硬件部分,提高了芯片研发团队的协调工作能力,进一步加快了SoC产品的开发速度。 This paper presented a SystemC-based system-on-chip design, it can very well achieve the hardware and software co-designing, and then made an improved UML-based modeling system-on-chip design. This design method model the top-level system by UML, using SystemC to descript the hardware part,so improved the capacity of coordination of a chip research and development team, further accelerated the SoC product development speed.
出处 《武汉科技学院学报》 2008年第7期16-18,共3页 Journal of Wuhan Institute of Science and Technology
关键词 SYSTEMC 片上系统 UML SOC SystemC System on Chip UML SoC
  • 相关文献

参考文献12

  • 1Describing Synthesizable RTL in SystemC. http://www. synopsys.com/products/sld/rtl_systemc.pdf
  • 2Herrera F, Camargo C l.Villar E.Embedded System Design Methedology based on SystemC.In:Proceedings FDL.[s.l.]:[s.n.],2001
  • 3SystemC Version 2.0 Users Guide
  • 4SystemC, http://www-systemc.org
  • 5W Ecker.Using VHDL for HW/SW co-specification.In: Proc of Euro Design Automation Conf.USA: IEEE, 1993-500-505
  • 6S Swamy, A Molin, B Covnot.OO-VHDL: Object-oriented ex-tensions to VHDL.IEEE Computer, 1995, 28(10): 18-26
  • 7M Radetzkiet al.Objective VHDL: The object-oriented approachto hardware reuse-In: J-Y Roger, B Stanford-Smith, P T Kidd(Hrsg) eds-Advances Technologies BusinessChallenge.Amsterdam: IOS Press, 1998
  • 8Kalavade A, Lee E A.Global Criticality/local Phase Driven Algorithm for the Constrained Hardware/Software Partitioning Problem.In Proc 3nd IEEE Int. Workshop,Hardware/Softwate Co-design,Sept. 1994:42-48
  • 9Jantsch A,Ellerve P, Hemani A.Hardware/Softwate Partitioning and Minimizing Memory Interface Traffic[J]. In IEEE/ACM Proc.EuropeanConf.Design Automation(EuroDAC),Sept. 1994:220-225
  • 10R Emst,J Henkel,T Benner. Hardware-softwate cosynthesis for microcontrollers[J]. IEEE Design and Test of computers,Dec, 1993,10(4):64-75

同被引文献9

  • 1Markus Freericks.The nML Machine Description Formalism. Technical report, Technische Universitt Berlin,Fach-bereich lnformatiky, July 1993.Updated and Revised Version 1.5(Draft).
  • 2George Hadjiyiannis,Silvina Hanono,and Srinivas Devadas.ISDL:An instruction set description language for retargetability. In Design Automation Conference, pages 299 302,1997.
  • 3A.Halambi,P.Grun,V.Ganesh,A.Khare,N.Dutt,andA.Nicolau.EXPRESSION: A language for architecture exploration through compiler/simulator retarget ability. In in Proc. European Conference on Design, Automation and Test(DATE),March 1999.
  • 4S.Pees,A.Hoffmann,V.Zivojnovic, and H.Meyr. LISA Machine Description Language for Cycle-Accurate Models of Programmable DSP Architectures.ln Proc.of the Design Automation Conference(DAC),New Orleans,June 1999.
  • 5http://www.archc.org.The ArchC Resource Center.
  • 6The ArchC Team.The ArchC Architecture Description Language Reference Manual. Computer Systems Laboratory(LSC)-Institute of Computing, University of Campinas,http://www.archc.org,2004.
  • 7www.opencores.org.
  • 8Opencores.OpenRISC 1000 Architecture Manual[Z].2004,14-15.
  • 9Lampret D.OpenRISC 1200 IP Core Specification[Z].2001,9-10.

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部