期刊文献+

基于SOPC技术的数据采集系统设计 被引量:4

Design of the Data Acquisition System Based on SOPC
在线阅读 下载PDF
导出
摘要 SOPC是Altera公司提出的一种灵活、高效的片上系统解决方案,它将处理器、存储器、I/O等系统设计所需要的组件集成到一个PLD器件上,构成一个可编程的片上系统。NiosII是Altera公司推出的可以进行SOPC设计的处理器软核。文中提出了以FPGA为核心控制模块结合MAX125模数转换芯片,利用SOPC技术对FPGA进行设计,将NiosII软核处理器嵌入到FPGA中,并编译集成其它模块实现高速数据采集系统的设计方案对FPGA的程序进行仿真,对系统硬件测试结果进行分析,证明系统可以稳定可靠的运行。 SOPC is a flexible and efficient Soc design method developed by Altera Corporation. It could build a Soc design by integrating processor, memory, I/O and other peripherals into a PLD. NiosIl is a soft core microprocessor developed by Altera Corporation, which could be used to build a SOPC design. The scheme of a high speed data acquisition system which uses MAX125 A/D converter and FPGA as hard-core is introduced. The SOPC technology is used to design the program of FPGA in this paper. The NiosII, a soft-core microprocessor, is embedded in FPGA. Other modules are also compiled and integrated to implement data acquisition. The simulation figures of major FPGA modules and the analysis of the result of the hardware's test are provided in this paper. The data acquisition system is proved reliable and steady.
出处 《电子科技》 2008年第10期68-71,共4页 Electronic Science and Technology
关键词 数据采集 FPGA SOPC 软核处理器 data acquisition FPGA SOPC soft-core microprocessor
  • 相关文献

参考文献8

二级参考文献12

共引文献64

同被引文献22

  • 1吴国庆,牛欢,王俊英,邓玉林.声波测井技术的理论研究[J].消费导刊,2009,0(1):198-198. 被引量:1
  • 2林鹏,姚耐军,郝庭柱.基于SOPC数据采集系统的研究[J].天津理工大学学报,2006,22(3):39-41. 被引量:10
  • 3邱志强,邓建,叶彬浔.基于NiosⅡ嵌入式软核处理器的天文用IRFPA图像采集系统[J].天文研究与技术,2006,3(4):373-379. 被引量:1
  • 4李兰英.NiosⅡ嵌入式软核SOPC设计原理及应用[M].北京:北京航空航天大学出版社,2008.
  • 5Mackay C D. Near diffraction limited visible imaging on 10M class telescopes with EMCCD [ C ]//J E Beletic, J W Beletic, P Amico. Scientific Detector for Astronomy. Springer, 2006, 336: 93-98.
  • 6Downing M, Hubin N, Kasper M, et al. A dedicated L3Vision CCD for adaptive optics applications [ C]//Beletic J E, Beletic J W, Amico P. Scientific Detector for Astronomy. Springer, 2006, 336 : 321-328.
  • 7Li B, Hu K, Wang Ch, et al. Data acquisition system based on the Nios II for a CCD camera [ C]//Proceedings of SPIE, 2006, 6274: 62741C.
  • 8Li B, Song Q, Ji K, et al. Method to implement the CCD timing generator based on FPGA [ C ] //Proceedings of SPIE, 2010, 7742: 77421Y.
  • 9Altera Corporation. Avalon bus specification reference manual [ EB/OL]. [2012-02-19]. http:// www. altera, com. cn/literature/manual/mnl_avalon_bus, pdf.
  • 10Integrated Device Technology Inc. IDT-/1V416L10BEG Datasheet [ EB/OL]. [2012-02-19 ]. http ://pdfl. alldatasheet, com/datasheet-pdf/view/124915/IDT/IDT71V416L10BEG, html.

引证文献4

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部