期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

锁相环中一种新型电荷泵结构的设计 被引量：1

Design of new-style charge pumps in phase-locked loops
在线阅读 下载PDF
导出
摘要 提出了一种新型的电荷泵结构,它由电流舵模块、栅压辅助模块、电流镜组成,其中电流舵模块实现了开关的快速切换,当开关切换时,栅压辅助模块能够快速实现电流镜结构中栅压的快速升高,实现快速断开,从而达到高速、高精度、低功耗的目标。另外,基于CSMC 0.6μm CMOS工艺的Spectre仿真验证,得到VDD为3V时功耗仅为0.132mW。 A new-style of charge pump was designed by combining current-steering, auxiliary gate charge and current-mirror. Current-steering let the switch quickly change state by auxiliary gate charge pulling the gate charge up quickly. It arrived the project of high speed , high precision and low dissipation .The circuit is implanted in a standard 0.6 ？m CMOS process. When it operated at 3V power supply, power dissipation is 0.132Mw.
作者 张亚南 解光军
机构地区 合肥工业大学理学院
出处 《微计算机信息》 北大核心 2008年第29期280-281,274,共3页 Control & Automation
关键词 电荷泵 锁相环 电流舵 电流镜 Charge pump Phase-locked loops Current steering Current mirror
分类号 TN432 [电子电信—微电子学与固体电子学]
  • 相关文献

参考文献11

  • 1Jieh-Tsorng Wu , Kuen-Long Chang. Mos charge pumps for low-voltage operation. Solid-State Circuits, IEEE Journal of, Volume:33 Issue:4,Apr 1998:592-597.
  • 2Jae-Shin Lee, Min-Sun Keel, Shin-ll Lira, Suki Kim. charge pump with perfect current matching characteristicsin phase-locked loops. Electronic Letters, Volume:36Issue:23,Nov 2000:1907-1908.
  • 3Terlemez.B , Uyemura.j,p. The design of a differential CMOS charge pump for high performance phase-locked loops. Circuits ands Systems, IEEE International Symposium, Volume:4,May 2004: 561-564.
  • 4Rhee.W . Design of high-performance CMOS charge pumps in phase-locked loops. Circuits ands Systems, IEEE International Symposium, Volume:2,Jul 1999:545-548.
  • 5Magnusson.H , Olsson.H. Design of a high-speed low-vohage (1V) charge-pump for wideband phase-locked loops. Electronics, Circuits ands Systems, IEEE International Symposium, Volume:l, Dec 2003:148-151.
  • 6Robert C. Chang , Lung-Chih Kuo. A new low-voltage charge pump circuit for PLL. Circuits and Systems, IEEE International Symposium ,Volume:5,May 2000:701-704.
  • 7Rola A.Baki, Mourad N. El-Gamal.A new CMOS charge pump for low-voltage(1 V) High-Speed PLL Applications. Circuits and Systems, IEEE International Symposium ,Volume:l,May 2003:657-660.
  • 8oonsuk Lee ,Beomsup Kim. A low-noise fast-lock phase-locked loop with adaptive bandwidth control, Solid-State Circuits, IEEE Journal of, Volume:35 Issue:8,Aug 2000:1137-1145.
  • 9刘臻.高性能电荷泵电路设计[J].微计算机信息,2007,23(03Z):302-303. 被引量：5
  • 10Behzad Razavi.模拟CMOS集成电路设计.陈贵灿译.西安:西安交通大学出版社,2003.447-462.

二级参考文献14

  • 1杨守良.基于LPM_ROM的正弦信号发生器电路实现方法[J].微计算机信息,2005,21(3):134-135. 被引量：13
  • 2J.Dickson.On-chip high voltage generation in MNOS integrated circuits using an improved voltage multiplier technique[J].IEEE Journal of Solid State Circuit,1976; 11(3):374-378.
  • 3Floyd M.Gardner.Charge-Pump Phase-Lock Loops[J].IEEE Transactions on Communications,1980;28(11):1849-1858.
  • 4PA Howard and AE Jones.Improved Charge Pump Phase Detector for Digital Phase-Locked Loop[J].IEEE Colloquium on Analogue Signal Processing,1994:4.
  • 5W.Yan,HC Luong.A 2-V 900-MHz Monolithic CMOS DualLoop Frequency Synthesizer for GSM Wireless Receivers[J].IEEE Journal of Solid-State Circuits (JSSC),2001;36(2):204-216.
  • 6Best R E.Phase-locked loops,theory,design and applications (2nd ed)[M].McGraw Hill,1993.
  • 7Maneatis J G.Low jitter process independent DLL and PLL based on self biased techniques[J].IEEE J Solid State Circuits,1996;31 (11):1723-17321.
  • 8Fino J L,Durec J,Lovelace D.Building blocks for digital wireless communications in submicron technologies:an overview[A].Second IEEE International Caracas Conference on Devices,Circuits and Systems[C].Margarita Island,Venezuela,1998.
  • 9Robert C.Chang andLung-Chih KUO,A New Low-Voltage Charge Pump Circuit for PLL,ISCAS 2000-IEEE International Symposium on Circuits and Systems,May 28-31,2000,Geneva,Switzerland
  • 10E.Juárez-Hernández and A.Díaz-Sánchez,Positive Feedback CMOS Charge-Pump Circuits for PLL Applications,Proceedings of the 44th IEEE Midwest Symposium on Circuit and Systems,Dayton,Ohio,August 2001.

共引文献4

同被引文献6

  • 1江玮,唐守龙,陆生礼.一种快速锁定PLL的电荷泵设计[J].电子器件,2007,30(1):167-169. 被引量：1
  • 2Tang Y,Ismail M.A New Fast-settling Gearshift Adaptive PLL to Extend Loop Bandwidth Enhancement in Frequency Synthesizers[C]. IEEE Symposium on Circuit and Systems,2002:787-790.
  • 3Rezavi B.Design of Analog CMOS Integrated Circuits[M].New York,McGran-Hill,2001:514-546.
  • 4Roche J,Rahajandraibe W,Zad L, et al.A New Adaptation Scheme For Low Noise and Fast Settling Phase Locked Loop[C].IEEE Midwest Symposium on Circuit and Systems,2008:197-200.
  • 5Larsson P.A 2-1600-Mhz CMOS Clock Recovery PLL with Low-Vdd Capability[J].IEEE Journal of Solid-State Circuits,1999,34(12): 1951-1960.
  • 6林毅竟,盛世敏.锁相环中的新型电荷泵电路(英文)[J].北京大学学报（自然科学版）,2002,38(3):384-386. 被引量：5

引证文献1

微计算机信息
2008年 第29期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部