期刊文献+

一种面向无线安全的双核SOC平台 被引量:1

A Wireless Security Oriented Dual-Core SOC Platform
在线阅读 下载PDF
导出
摘要 提出了一种适用于无线网络安全应用的片上系统(SOC)平台.该平台采用主控CPU加专用安全处理器的双核架构,可以灵活支持多种无线网络安全协议.所用到的安全处理器集成了多个硬件加速器,能够对多种常用的密码学算法提供硬件加速.相比于传统的CPU加协处理器的架构,该架构能够提供更高的系统效率,消耗更少CPU资源.此系统在0.18μm CMOS工艺下流片成功,并通过更改其固件,完成了多种功能的测试.该SOC平台具有高性能,低成本,多功能的特点,可广泛应用于各种手持设备. An SOC platform that is suitable for wireless security application is proposed. It employs a host CPU and a security processor to form a dual-core architecture, which can realize wireless security protocols with strong flexibility. The security processor integrates multiple IP cores for various cryptographic algorithms, and can accelerate many commonly used security calculations. Compared with the traditional SOC platform based on separate coprocessors, this architecture achieves higher performance but occupies less CPU resources. The test chip is based on SMIC 0.18 um technology and its function is well verified. The proposed SOC platform can be used as a solution for security applications on wireless terminals.
出处 《武汉大学学报(理学版)》 CAS CSCD 北大核心 2008年第5期611-614,共4页 Journal of Wuhan University:Natural Science Edition
基金 国家自然科学基金资助项目(60576024 60776028)
关键词 信息安全 超大规模集成电路 双核SOC平台 知识产权核复用 information security VLSI (verg large scale integration) dual-core SOC IP reuse
  • 相关文献

参考文献7

  • 1Carlson D, Brasili D, Hughes A, et al. A High Per formance SSL IPSEC Protocol Aware Security Proces sor[J]. IEEE International Solid State Circuits Con ference, 200,3,1 : 142 483.
  • 2Lu Ronghua, Han Jun, Zeng Xiaoyang,etal. A Low- Cost Cryptographic Processor for Security Embedded System [C/OL]. [2008-01-12]. http://ieeexplore. ieee. org/search/wrapper, jsp? arnumber= 4483921.
  • 3Zhao Jia, Zeng Xiaoyang, Han Jun,et al. Very Low Cost VLSI Implementation of AES Algorithm[C/OL] [2008 01-20]. http://ieeea'plore, ieee. org/ielS/41- 97565/4197566/04197630. pdf.
  • 4Wang Chenhsing, Lo Chihyen, I.ee Minshenq,et al. A Network Security Processor Design Based on an Integrated SOC Design and Test Platform[C/OL]. [2008-01-20].http ://delivery. acm. org/10. 1145/1150000/1147039/p490-wang, pdf? key1=1147039&key2 5797148121&toll= GUIDE&all = GUIDE&CFID 40054 550 &CFTOKEN-: 25255195.
  • 5Satoh A, Takano K. A Scalable Dual-Field Elliptic Curve Cryptographic Processor[J]. IEEE Transaction on Computers ,2003,52(4) :449-460.
  • 6Wang Maoyin, Su Chinpin, Huang Chihtsun,et at. An HMAC Processor with Integrated SHA-1 and MD5 Algorithm [C/OL]. [2007-12-07]. http://ieeexplore. ieee. org/ie15/9284/29505/O1337618, pd f.
  • 7GurkaynakFK,GasserD,HugF,etal. A2 Gb/sBal anced AES Crypto-Chip Implementation [C]//Proceedings of the 14th ACM Great Lakes Syrrzposiurrz on VLSI. New York : ACM Press, 2004 : 39-44.

同被引文献4

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部