期刊文献+

多线程处理器资源分配策略 被引量:2

Resource Allocation Policies for Multithreading Processor
在线阅读 下载PDF
导出
摘要 处理器资源如何在多个线程之间进行分配和共享是直接影响多线程处理器性能的关键问题。该文总结4种分配模型,提出其实现机制,讨论资源分配平衡问题,指出可根据目标应用和流水线不同阶段的特点,在各流水线阶段综合采用不同分配模型和实现机制,实现处理器资源的合理分配。 The problem of how to allocate and share processor resources among multiple threads of multithreading processors has a direct effect on the performance of the processor. Four allocation models and the mechanism for implementation are brought out in this paper, and the balance of resource allocation is discussed. It points out that different allocation models and implementation mechanisms can be applied to different pipeline stage according to such factors as the character of the object application and pipeline stage, and so on, to allocate the processor resources reasonably.
作者 何军 王飙
出处 《计算机工程》 CAS CSCD 北大核心 2008年第15期283-284,F0003,共3页 Computer Engineering
关键词 多线程处理器 资源分配 分配策略 multithreading processor resource allocation allocation policies
  • 相关文献

参考文献9

  • 1Tullsen D. Eggers S, Emer J, et al. Exploiting Choice: Instruction Fetch and Issue on an hnplementable Simultaneous Multithreading Processor[C]//Proceedings of the 23rd Annual International Symposium on Computer Architecture. Philadelphia, USA: [s. n.], 1996.
  • 2Tullsen D, Brown J, Handling Long-latency Loads in a Simultaneous Multithreaded Processor[C]//Proceedings of the 34th Annual ACM/IEEE International Symposium on Microarchitecture. [S. l.]: ACM Press, 2001.
  • 3Cazorla F J, Fernandez E, Ramirez A. et al. Improving Memory Latency Aware Fetch Policies for SMT Processors[C]//Proceedings of the 5th IEEE International Symposium on High Performance Computing. Tokyo, Japan: IEEE Press, 2003.
  • 4Moursy A E, Albonesi D. Front-end Policies for Improved Issue Efficiency in SMT Processors[C]//Proceedings of the 9th IEEE International Conference on High Performance Computer Architecture. [S. l.]: IEEE Press, 2003.
  • 5Luo K, Gummaraju J, Franklin M. Balancing Throughput and Fairness in SMT Processors[C]//Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software. Arizona, USA: IEEE Press, 2001.
  • 6Cazorla F. Dynamically Controlled Resource Allocation in SMT Processors[C]//Proceedings of the 37th ACM/IEEE International Symposium on Microarchitecture. [S. l.]: ACM Press, 2004.
  • 7Raasch S E, Reinhardt S K. The Impact of Resource Partitioning on SMT Processors[C]//Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques. New Orleans, USA: [s. n.]. 2003.
  • 8Robatmili B. Thread-sensitive Instruction Issue for SMT Processors[C]//Proceedings of the IEEE Computer Architecture Letters. [s. n.]: IEEE Press, 2004.
  • 9Sharkey J, Balkan D, Ponomarev D. Adaptive Reorder Buffers for SMT Processors[C]//Proceedings of the 15th International Conference on Parallel Architectures and Compilation Techniques. Seattle, Washington, D. C. USA: [s. n.], 2006.

同被引文献13

引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部