期刊文献+

基于MADL语言的时钟精确级仿真器生成 被引量:1

MADL Based Cycle Accurate Simulator Generation
在线阅读 下载PDF
导出
摘要 随着处理器设计复杂度的增加,设计前期在系统级别进行规划对芯片各方面性能的影响日趋增加。由于系统级设计中需要时钟精确级仿真器(CAS)进行设计空间探索(DSE),获得芯片各方面性能,从而帮助确定设计方案,因此快速生成CAS成为芯片设计成败的关键。文中提出了利用MADL语言构建设计空间探索平台的方法,具体探讨了CAS生成的方法,并设计和实现了基于ARM7处理器的CAS。实践证明,利用MADL生成CAS,代码生成效率大大提高,且性能更加优良,能精确地模拟出指令在每个时钟周期里在流水线上流动的情况,完全适合在芯片设计初期的DSE工作。 As the complexity of CPU design increases, system - level design in early development stage is imposing more and more influence upon the chip performance. Therefore, generating a cycle - accurate - simulator (CAS) plays a key role in the chip design. It can help the designers to explore the design space and evaluate the performance of the design. A method for building the design - space - exploration platform and generating CAS using MADL is proposed in this paper, and an implementation of CAS based on ARM7 is also given. It has proved that using MADL to generate CAS is much easier and the performance of the CAS can be much better for it can accurately simulate the action of instruction flow in the pipeline each clock cycle.
出处 《计算机仿真》 CSCD 2007年第8期263-267,共5页 Computer Simulation
关键词 体系结构描述语言 设计空间探索 系统级设计 时钟精确级仿真器 Architecture - description - language(ADL) Design - space - exploration(DSE) System level design Cycle - accurate - simulator(CAS)
  • 相关文献

参考文献6

  • 1Wei Qin,Modeling and Description of Embedded Processors for the Development of Software Tools[D].Princeton University,November 2004.
  • 2Wei Qin,Sharad Malik.Architecture description Languages for Retargetable Compilation[C].In Y.N.Srikant and P.Shankar,editors,Compiler Design Handbook:Optimizations & Machine Code Generation,CRC Press,2002.535-564.
  • 3P Mishra,N Dutt.Architecture description languages for programmable embedded systems[C].In IEE Proceedings-Comput.Digit.Tech.,May 2005,152(3).
  • 4Ashok Halambi,etc.EXPRESSION:A Language for Architecture Exploration through Compiler/Simulator Retargetability[R].In Technical Report #98-29,Department of Information and Computer Science,University of California,Irvine,USA.1998.
  • 5陈建智.Binary Utilities Generator for Application Specific Instruction Processor[D].国立台湾大学资讯工程学研究所,2005-6.
  • 6陶峰峰,付宇卓.DSP指令集仿真器的设计与实现[J].计算机仿真,2005,22(9):225-228. 被引量:7

二级参考文献5

  • 1J Hennessy and D Patterson. Computer Organization and Design: The Hardware- Software Interface (Appendix A, by James R. Larus)[M]. San mateo, CA: Morgan Kaufman, 1993.
  • 2V Zivojnvic, S Tjiang and H Meyr. Compiled simulation of programmable DSP architectures[C]. in Proc. 1995 IEEE Workshop VLSI Signal Processing, Sakai, Japan, 1995.
  • 3R Leupers, J Elste and B Landwehr. Generation of interpretive and compiled instruction set simulators[C]. In Proc. Of the Asia South Pacific Design Automation Conference, 1999.
  • 4A Nohl, et al. A Universal Technique for Fast and Flexible Instruction-Set Architecture Simulation[M]. DAC, 2002.
  • 5M Reshadi, P Mishra and N Dutt Instruction Set Compiled Simulation: A Technique for Fast and Flexible Instruction Set Simulation[M]. DAC, 2003.

共引文献6

引证文献1

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部