期刊文献+

数/模混合信号设计验证中主要问题的分析 被引量:4

Analysis on Primary Issues in Digital/Analog Mixed-Signal Verification
在线阅读 下载PDF
导出
摘要 数/模混合片上系统的发展日新月异,为保证产品良率,芯片投片前的验证是片上系统设计流程中的关键环节。在数/模混合信号验证方法中,如何对整个混合信号设计的数字模块和模拟模块进行划分,以及如何完成两类模块间数字信号和模拟信号的相互映射传输,是混合验证中的两个主要问题。以一个1∶2解复用的混合信号设计为例,对这两个问题进行了分析讨论,同时从工具角度对两类仿真器之间的同步做了论述,最后采用Cadence的Virtuoso AMS Simulator工具进行了完整的混合信号验证。 With the rapid development of digital/analog mixed-signal system-on-a-chip (SOC), the verification before tape-out is a critical phase during the design flow in order to guarantee the products yield. Two primary issues in the verification are: how to partition the digital modules and analog modules, and how to map and transfer the signals between the two different modules. The analysis on the two issues with a mixed-signal design was presented: the 1:2 demultiplexer, the whole verification was completesd with the cadence virtuoso AMS simulator. The synchronization between the two different simulators at the point of tools' development view was analyzed. The complete mixed signal was validated by Virtuoso AMS Simulator of Cadence.
出处 《半导体技术》 CAS CSCD 北大核心 2007年第7期565-569,共5页 Semiconductor Technology
基金 国家"863"计划项目(2003AA1Z1190) 陕西省科技攻关项目(2004k05-G4)
关键词 数/模混合信号 协同验证 设计划分 信号映射 同步 digitaL/analog mixed-signal co-verification design partition signal mapping synchronization
  • 相关文献

参考文献5

  • 1PRAKASH R,PETER P,LEENA S.System-on-a-chip verification methodology and techniques[ M ].Kluwer Academic Publishers,2002:129-151.
  • 2RABAEY J M,CHANDRAKASAN A.Digital integrated circuits:a design perspective[M].北京:清华大学出版社,2004:133-175.
  • 3Geoffrey Ying.SoC设计的模拟/混合信号验证[J].电子设计应用,2003(12):14-16. 被引量:2
  • 4AffirmaTM mixed-signal circuit design environment user guide,product version 4.4.6[ K].Cadence Product Documentation.
  • 5郑赟.混合信号仿真技术[J].中国集成电路,2004,13(11):40-44. 被引量:3

共引文献2

同被引文献27

  • 1郑赟.混合信号仿真技术综述[J].中国集成电路,2004,13(7):60-64. 被引量:1
  • 2张涛,邹雪城,刘力,倪春波,陈朝阳,沈绪榜.低噪声CMOS环型压控振荡器的设计[J].微电子学与计算机,2004,21(7):164-167. 被引量:8
  • 3Advance MS^TM for A/MS Design Verification, Part Number:070952 [Z]. Mentor Product Document.
  • 4RABAEY J M, CHANDRAKASAN A. Digital integrated circuits: a design perspective [M].北京:清华大学出版社,2004:237.
  • 5张厥盛,郑继禹,万心平.锁相技术[M].西安:西安电子科技大学出版社,2000.
  • 6ROGERS J E, LONG J R. A 10-Gb/s CDR/DEMUX with LC delay line VCO in 0.18um CMOS[C]// Proceedings of the 2003 International Symposium on Circuits and Systems, 2003, 2: 181-184.
  • 7SEONG Chang-Kyung, LEE Seung-Woo. An 1.25-Gb/s digitally- controlled dual-loop clock and data recovery circuit with en- hanced phase resolution [C]// Proceedings of International Sym- posium on Circuits and Systems, Kos, Greece: ISCS, 2006: 21-24.
  • 8YANG Fu-ji, O'NEILL J H, INGLIS David, et al. A CMOS low-power multiple 2.5-3.125 Gb/s serial link maerocell for high IO bandwidth network ICs [J]. IEEE Journal of Solid-State Circuits, 2002, 37( 12): 1813-1821.
  • 9SAVOJ J, RAZAVI B. Design of half-rate clock and data recovery circuits for optical communication systems [C]// Proceedings of 2001 Design Automation Conference. Las Vegas, Nevada, USA: DAC, 2001: 121-126.
  • 10HOROWITZ M, YANG C K K, SIDIROPOULOS S. High- speed electrical signa|ing: overview and limitations [J]. IEEE Micro, 1998, 18(1) : 12-24.

引证文献4

二级引证文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部