期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

多核多线程处理器存储技术研究进展 被引量：8

Research Progress in Memory Technique of the Multi-Core and Multi-Thread Processor
在线阅读 下载PDF
导出
摘要 多核多线程技术已经成为微处理器发展的趋势,使用多核多线程技术可以使微处理器的性能得到极大的提高,但同时也对存储系统提出了更高的要求。而相对增长的存储器访问延迟已经成为影响多核多线程处理器性能进一步提高的重要因素。本文首先介绍了当前常见的几种多核多线程处理器的结构,然后介绍了目前多核多线程处理器存储系统的研究现状,在此基础上讨论了当前多核多线程处理器存储系统研究的热点,并对多核多线程处理器存储系统技术的发展趋势进行了展望。 Multi-core and multi-thread technique has become the trend of the research of the micropressor. Multi-core and multi-thread technique can improve the performance of the micropressor. But in the same time, the memory system has more pressure. The latence of access the memory has become the obstacle to improve the perfo＇rmance of the microprocessor. This paper firstly discusses some of the common architechture of the multi-core and multi-thread processor. And secondly explains today the research of the multi-core and multi-thread processor. Finally, at the base of above, the possible diretions of the memory techniques of the multi-core and multi-thread processor are stated.
作者 屈文新 樊晓桠 张盛兵
机构地区 西北工业大学航空微电子中心
出处 《计算机科学》 CSCD 北大核心 2007年第4期13-16,23,共5页 Computer Science
基金 国家自然科学基金(60573143)(60573107)资助
关键词 多核多线程 存储系统 访问延迟 Multi-core, Multi-thread, Memory
分类号 TP311.1 [自动化与计算机技术—计算机软件与理论]
  • 相关文献

参考文献43

  • 1Sohi G,Roth A.Speculative Multithreaded Processors.IEEE Computer,2001,34(4):66～71
  • 2Chaudhry S,Caprioli P,Yip S,et al.High-performance throughput computing.IEEE Micro,2005,25(3):32～45
  • 3Hammond L,Hubbert B A,Siu M,et al.The Stanford Hydra CMP.IEEE Micro,2000,20(2):71～84
  • 4Falcon A,Santana O J,Ramyrez A,et al.Tolerating branch predictor latency on SMT.In:Proceedings of the 5^th International Symposium on High Performance Computing(ISHPC-V),2003.86～98
  • 5Liu C,Sivasubramaniam A,Kandemir M.Organizing the last line of defense before hitting the memory wall for CMPs.In:Proceedings High Performance Computer Architecture,2004.HPCA-10.10th International Symposium,2004.176～185
  • 6Kongetira P.A 32-way Multithreaded SPARC Processor.In Hot Chips 16.http://www.hotchips.org/archive/,2004
  • 7Spracklen L,Abraham S G.Chip Multithreading:Opportunities and Challenges.High-Performance Computer Architecture,2005.HPCA-11.In:11^th International Symposium on,Feb.2005.248～252
  • 8Moore C.POWER4 System Microarchitecture.In:Microprocessor Forum,2000
  • 9Advanced micro Devices.AMD Demonstrates Dula Core leadership.http://www.amd.com/,2004
  • 10Maruyama T.SPARC64 VI:Fujitsu's Next Generation Processor.In:Mictrprocessor Forum,2003

二级参考文献23

  • 1[1]Nick Mitchell, Larry Carter, Jeanne Ferrante et al. ILP versus TLP on SMT. Supercomputing'99, 1999. http://www-cse.ucsd.edu/users/tullsen/research.html
  • 2[2]C-H Hsu, U Kremer, M Hsiao. Compiler-Directed dynamic voltage/frequency scheduling for energy reduction in microprocessors. The Int'l Symp on Low Power Electronics and Design (ISLPED'01), 2001. 275～278. http://www.cs.rutgers.edu/～uli/pubs.html
  • 3[3]Dean M Tullsen, Jack L Lo, Susan J Eggers et al. Supporting fine-grained synchronization on a simultaneous multithreading processor. In: Pradip Srimani ed. Proc of the 5th Int'l Symp on High Performance Computer Architecture. Los Alamitos: IEEE Computer Society, 1999. 54～58
  • 4[4]Susan Eggers, Joel Emer, Henry Levy et al. Simultaneous multithreading: A platform for next-generation processors. IEEE Micro, 1997, (9/10): 12～18
  • 5[5]D M Tullsen, S J Eggers, H M Levy. Simultaneous multithreading: Maximizing on-chip parallelism. In: 25 Years of the Int'l Symp on Computer Architecture: Selected Papers. New York: ACM Press, 1998. 115～116
  • 6[6]J S Seng, E S Tune, D M Tullsen. Reduceing power with dynamic critical path information. In: M Williams ed. Proc of the 34th Annual Int'l Symp on Microarchitecture. Los Alamitos: IEEE Computer Society, 2001. 114～123
  • 7[7]Soner Onder, Rajiv Gupta. Load and store reuse using register file contents. In: ACM 15th Int'l Conf on Supercomputing. New York: ACM Press, 2001. 289～302
  • 8[8]Jun Yang, Rajiv Gupta. Load redundancy removal through instruction reuse. In: David J Lilja ed. Int'l Conf on Parallel Processing. Los Alamitos: IEEE Computer Society, 2000. 61～68
  • 9[9]U Kremer, J Hicks, J Rehg. A compilation framework for power and energy management on mobile computers. The 14th Int'l Workshop on Parallel Computing (LCPC'01), 2001. http://www.cs.rutgers.edu/～uli/pubs.html
  • 10[10]Yang Hongbo, G R Gao, A Marquez et al. Impacts of loop optimization on power consumption-A fresh look. The Workshop on Compilers and Operating Systems for Low Power (COLP), 2001. http://www.capsl.udel.edu/～hyang/personal.html

共引文献73

同被引文献86

引证文献8

二级引证文献19

计算机科学
2007年 第4期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部