期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

适合AES算法硬件实现的新S盒 被引量：1

New S-boxes for hardware implementation of AES
在线阅读 下载PDF
导出
摘要 为了提高AES算法在硬件平台上的实现性能,通过对AES算法S盒构造原理进行分析,构造了一个新S盒。与AES算法的S盒相比,新S盒在硬件实现时将使用更少的硬件资源并具有更快的运行速度,因而更适合在低档硬件上实现。同时,分析并证明了新S盒不会影响修改后的AES算法的强度。 To promote the performance of AES in hardware, a new S box for AES was constructed thorough analyzing the structure of AES S box. Compared to the AES S box, the most important feature of new S box is that it can implement with a small amount of gates and get faster processing, so it is more applicable in resource constrained device. Meanwhile, the characteristics of the S box and the safety of the modified AES were analyzed, which proves the safety to AES with new S box.
作者 李银 金晨辉
机构地区 信息工程大学电子技术学院
出处 《计算机应用》 CSCD 北大核心 2007年第4期852-853,856,共3页 journal of Computer Applications
关键词 高级加密标准算法 S盒 硬件实现 Advanced Encryption Standard （AES） algorithm S-box implementation with hardware circuits
分类号 TP309 [自动化与计算机技术—计算机系统结构]
  • 相关文献

参考文献9

  • 1RIJMEN V.Efficient implementation of the Rijndael S-box[EB/OL].http://www.iaik.tugraz.at/research/crypto/AES/old/～ rijmen/rijndael/sbox.pdf,2006-01.
  • 2DAEMEN J,RIJMEN V.高级加密标准(AES)算法-Rijndeal 的设计[M].谷大武,徐胜波,译.北京:清华大学出版,2003.
  • 3WARD RW,MOLTENO TCA.Effecient hardware calculation of inverses in GF(28)[EB/OL].http://www.physics.otago.ac.nz/electronics/papers/WardMolteno203.pdf,2006-01.
  • 4LIN T-F,SU C-P,HUANG C-T,et al.A high-throughput low -cost AES cipher chip[EB/OL].http://www.ap-asic.org/2002/2B-2.pdf,2002.
  • 5LIDL R,NIEDERREITER H.Finite Fields[M].Addison-Wesley Publishing Company,1983.1 -82.
  • 6RUDRA A,DUBEY PK,JUTLA CS,et al.Efficient implementation of Rijndael encryption with composite field arithmetic[A].Proceedings of Cryptographic Hardware and Embedded Systems -CHES'01,LNCS 2162[C].2001.175-188.
  • 7SATOH A,MORIOKA S,TAKANO K.A compact Rijndael hardware architecture with S-Box optimization[A].Proceedings of Advances in Cryptolog-ASIACRYPT 2001,LNCS 2248[C].2001.239-254.
  • 8JAKOBSEN T,KNUDSEN LR.The interpolation attack on block ciphers[A].4th Fast Software Encryption Workshop,LNCS 1267[C].Springer-Verlag,1997.28-40.
  • 9YOUSSEF AM,GONG G.Hyper-bent functions[A].Berlin Heidelberg,EUROCRYPT 2001,LNCS 2045[C].Springer-Verlag 2001.406-419.

同被引文献9

  • 1Samiah A, Aziz A, Ikram N. An Efficient Software Implementation of AES-CCM for IEEE 802. 11i Wireless Standard[C]//Proceedings of 31st Annual International Computer Software and Applications Conference. Beijing, China: [s. n. ] ,2007:689 - 694.
  • 2Huang Yujung, Lin Yangshih, Hung Kuangyu, et al. Efficient Implementation of AES IP[C]//Proceedings of IEEE Asia Pacific Conference on Circuits and Systems. Singapore: [s. n. ], 2006:1418 - 1421.
  • 3Kuo H, Verbauwhede I. Architectural Optimization for al. 82Gbits/sec VLSI Inaplementation of the AES Rijndael Algorithm[ C] //Proceedings of the Third International Workshop on Cryptographic Hardware and Embedded Systems. Paris,France: [s. n. ] ,2001:51 - 64.
  • 4O' Driseoll C. Hardware Implementation Aspects of tile Rijndael BlockCipher[D]. Belfield: National University of Ireland, 2001.
  • 5Morioka S, Satoh A. A 10 - Gbps Full - AES Crypto Design With a Twisted BDD S- Box Architecture[J]. IEEE Transactions on Very Large Scale Integration(VLSI) Systems,2004,12(7):686 - 691.
  • 6Wolkerstorfer J. An ASIC implementation of the AES Mix- Column operation[ C] //Proceedings of Austrochip 2001. Vienna,Austria; [s. n. ] ,2001:129 - 132.
  • 7Noo - Intara P, Chantarawong S, Choomchuay S. Architectures for MixColumn Transform for the AES[C]//Proceedings of ICEP 2004. Phuker, Thailand: [ s. n. ], 2004:152 - 156.
  • 8赵佳,曾晓洋,韩军,陈俊.超低成本的AES算法VLSI实现[J].小型微型计算机系统,2007,28(8):1512-1515. 被引量：3
  • 9肖国镇,白恩健,刘晓娟.AES密码分析的若干新进展[J].电子学报,2003,31(10):1549-1554. 被引量：31

引证文献1

二级引证文献2

计算机应用
2007年 第4期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部