摘要
CPU芯片规模大、复杂度高,在芯片设计的不同阶段进行多层次的验证,保证芯片的正确性非常关键。文章探讨了模拟验证、FPGA仿真、形式验证和静态时序分析等验证方法,提出了一种多级验证体系方法,实现CPU芯片的多层次验证,并成功地验证了自行设计的微处理器的正确性和兼容性。
CPU chip is of large scale and extraordinary complexity. It is very important to perform multilevel verifications in different phases of chip design, in order to ensure the validity of the chip. Verification methods, such as simulation verification, FPGA emulation, formal verification and static timing analysis (STA), are addressed. A multilevel verification system has been proposed and applied to the verification strategy of CPU chip. This system has been successfully used to verify the validity and compatibility of a self-designed microprocessor.
出处
《微电子学》
CAS
CSCD
北大核心
2007年第1期16-19,23,共5页
Microelectronics
基金
国家自然科学基金重大研究计划资助项目(90207011)
国家高技术研究发展(863)计划资助项目(2002AA110020)
校预研基金资助项目(JC03-06-007)
关键词
CPU
模拟验证
FPGA仿真
形式验证
静态时序分析
多级验证
CPU
Simulation verification
FPGA emulation
Formal verification
Static timing analysis
Multilevel verification