1Goor V D,Schanstra A J,Zorian I Y.Fault models and tests for ring address type FIFOs.proc.12th IEEE VLSI Test Symposium,1994:300～305
2Feldman A R,Duzer T V.Hybrid josephsonCMOS FIFO.IEEE Transactions on Aplied Superconductivity,1995:2648 ～ 2651
3Shibata N,Watanabe M.A currentsensed hight speed and low-power first in first out memory using a wordline/bitline-swapped dual-port sram cell.IEEE Journal of Solid State Circuits,2002;37(6):735～750
4Uyemura J P,Introduction to VLSI circuits and systems.Biejing:Publishing House of Electronics Industy,2004:360～372
5Hodges D A,Jackson H G,Saleh R A.Analysis and design of digital integrated circuits in deep submicron technology.Biejing:Publishing House of Electronics Industy,2005:280～286
6Martin K.Digital Integrated Circuit Design.biejing:Publishing House of Electronics Industy,2002:437～447
7Sharma A K.Advanced semiconductor memories:architectures,designs,and applications.Biejing:Publishing House of Electronics Industy,2005:13～83
8Rabaey J M.Anantha chandrakason borivoje nikolic.digital integrated circuits:a design perspective.Biejing:Publishing House of Electronics Industy,2004:461～467
