期刊文献+

快速3D DWT核心算法的VLSI并行化设计 被引量:1

Paralell VLSI Design for the Fast 3D Discrete Wavelet Transform Core Algorithm
在线阅读 下载PDF
导出
摘要 通过深入研究三维离散小波变换(3D DWT)核心算法,将其分解为3个一维的小波变换(1D DWT).在完成3D DWT软件实现的基础上,提出了一种并行化设计的VLSI结构,由3个片上双口RAM存储中间结果并进行矩阵转置,建立了3个1D DWT组成的流水化模型,设计中利用有限状态机(FSM)控制流程.仿真实验证明,设计方法正确有效,处理速度比串行方式提高约66%,工作频率达59 MHz,可满足视频编码器的实时性要求. By studying three dimensional discrete wavelet transform (3D DWT) core algorithm in deepness: the paper divides it into three one dimensional discrete wavelet transforms (1D DWT). Based on the implementation of 3D DWT software, a VLSI architecture of paralell design is produced. It needs three double port RAM to store the temporay results and transpose the matrix, then builds up a pipelining model composed of three 1D DWT. In this design the finite state machine(FSM) is well used to control the flow. Compared with the serial mode, the experimental results of post synthesized simulation show that the method of design is correct and effective. It can increase processing speed about 66 %, and work with 59 MHz, meeting the real time needs of video encoder.
出处 《北京理工大学学报》 EI CAS CSCD 北大核心 2006年第3期211-215,共5页 Transactions of Beijing Institute of Technology
基金 国家部委预研项目(41308010408)
关键词 三维离散小波变换 并行化设计 矩阵转置 有限状态机 3D DWT paralell design matrix transposition finite state machine
  • 相关文献

参考文献8

  • 1Mallat S G. A theory for multiresolution signal decomposition: the wavelet representation[J]. IEEE Trans on PAMI, 1989, 11(7):674-693.
  • 2Boliek M, Christopoulos C, Majani E. JPEG 2000 part Ⅰ final draft international standard[S]. [ S.l.]:JPEG,2000.
  • 3Mehboob Alam, Denis Onen, Wael Badawy. VLSI prototyping of low-complexity wavelet transform on FPGA[J].Canadian Conference on Electrical and Computer Engineering, 2002, 1(1) :412- 415.
  • 4Weeks M, Bayoumi M A. Three-dimensional discrete wavelet transform architectures[J]. IEEE Trans on signal processing, 2002, 50(8) : 2050 - 2062.
  • 5Das B, Banerjee S. VLSI architecture for a new real-time 3D wavelet transform[J]. IEEE Int Conference on ASSP(ICASSP), 2002, 3(3): 3224 - 3227.
  • 6Zhang Guoqing, Talley M, Badawy W. A low power prototype for a 3D discrete wavelet transform processor[C]//IEEE International Symposium on Circuits and Systems.[S.l.] : IEEE, 1999:145 - 148.
  • 7董文辉.小波图像压缩与JPEG200及其硬件设计研究[D].北京:北京理工大学计算机科学工程系,2003.
  • 8杨柯.JPEG 2000核心编码算法的FPGA实现[D].北京:北京理工大学计算机科学工程系,2005.

同被引文献6

  • 1乔世杰,智贵连.一种三维小波序列图像编码算法及其FPGA实现[J].电子器件,2006,29(2):420-423. 被引量:1
  • 2金文光,王国雄,杨崇朋.一种低存储需求的二维DWT VLSI结构设计方法[J].电路与系统学报,2007,12(3):131-135. 被引量:2
  • 3Peng W S, Lee C Y. An efficient VLSI architecture for sepa- rable 2D discrete wavelet transform[C]//proc. IEEE Int. Conf. Image Processing, 1999:524-527.
  • 4Jung G C,Jin D Y,Park S M. An efficient line based VLSI architecture for 2-D lifting DWT[J]. Circuit and Systems,2004, 2: 249-252.
  • 5Chang W H, Lee Y S, Peng W S,et al. A line-based,memory efficient and programmable architecture for 2D DWT using lifting scheme [C]//IEEE Int. Symp. on Circuits and Systems, 2001: 330-333.
  • 6Dai Q, Chen X, Lin C. A novel VLSI architecture for multidi- mensional discrete wavelet transform[J]. IEEE Trans.Circuits Systems Video Technol,2004, 14 (8):1105-1110.

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部