期刊文献+

演化硬件技术及其应用发展 被引量:2

Technology of Evolvable Hardware and Its Application & Development
在线阅读 下载PDF
导出
摘要 在硬件电路设计中引入演化计算,在可编程逻辑器件上通过对基本电路元器件进行演化而自动生成人工不可能设计出的电路结构,称为演化硬件设计。本文就演化硬件的原理和其国内外的发展现状进行说明和阐述,并对此技术的具体实现过程做了一个简单的实验。通过实验,说明演化硬件技术确实在电路自动设计方面有着极大的前景。最后介绍了演化硬件技术发展,及其应用到深空探测领域的现实意义。 Adding evolvable computation into circuit automatic design, and through the basic circuit components on the programmable logical device(PLD) evolved to design a human-difficult circuit structure automatically, which is called evolutionary design of hardware. This paper has introduced the principal and the international and domestic status of this technology, after which, we do a simple experiment. From this experiment, we can conclude that evolvable hardware technology is promising in circuit automatic design. At the end of this paper, we introduce the future development of this technology , and its realistic meaning in space exploration.
出处 《微计算机信息》 北大核心 2006年第03Z期219-221,共3页 Control & Automation
基金 国家自然科学基金项目资助编号:60483081 60133010
关键词 演化硬件 发展现状 电路自动设计 深空探测 evolvable hardware development status circuit automatic design space exploration
  • 相关文献

参考文献7

  • 1潘正君 康立山 等.演化计算[M].北京:清华大学出版社,2000..
  • 2[美]M.Mottos Mano Charles R.Kime著.Logical Computer Design Fundamentals Second Edition Updated[M].北京:电子工业出版社.2002.Chapter2:27-83
  • 3J.F.Miller P.Thomson T.Forgarty. Desinging Electronic Circuits Using Evolutionary Algorithm [J]. Arithmetic Circuits: A case Study . Dept. of Computer Studies,Napier University,219 Colinton Road,Edinburgh,1998
  • 4严来金,李明,王梦.RS(255,223)译码器的设计与FPGA实现[J].微计算机信息,2005,21(1):148-149. 被引量:12
  • 5Hugo DeGaris. Evolvable hardware workshop report[R]. ATR:Technical Report. Japan,1998
  • 6Stoica A,etal. A reconfigurable Platform for the automatic systhesis of analog Circuites[A]. Proc. Of the second NASA/DOD workshop on Evolavble Hardware(EH' 00),2001,91-98
  • 7Higuchi T.etal. Real-world Application of Analog and Digital Evolable:HardWare[J]. IEEE Trans On Evolutionary Computation,1999,3(3):220-235

二级参考文献4

  • 1王新梅 肖国镇.纠错码原理与方法[M].西安:西安电子科技大学出版社,1996..
  • 2Richard B.Wells,Applied Coding&Information Theory for Engineers,China Machine Press(Beijing,2002),pp.173-175.
  • 3H.M.Shao,T.K.Truong,t al,"A VLSI Design of a pipeline Reed Solomon Decoders,IEEE Trans.Comput.,Mar.1985,pp.393-403.
  • 4李红军,杜兴民,王兴华.RS编译码的一种硬件解决方案[J].电子技术应用,2003,29(5):59-61. 被引量:1

共引文献27

同被引文献35

  • 1Keymeulen D ,Zebulum R S,Jin Y, et al. Fault-tolerant evolvable hardware using field-programmable transistor arrays [ J ]. IEEE Transactions on Reliability,2000,49{3 ) :305 -316.
  • 2Zebulum R S, Stoica A, Keymeulen D, et al. Evolvable hardware system at extreme low temperatures [ M ]. Berlin: Springer-Verlag Berlin ,2005:37 -45.
  • 3Keymeulen D, Zebulum R, Vu D O, et al. High temperature experiments for circuit self-recovery [ M ]. Berlin : Springer-Verlag Berlin ,2004:792 -803.
  • 4Yao X, Higuchi T. Promises and challenges of evolvable hardware[J]. IEEE Transactions on Systems Man and Cybernetics Part C-Applications and Reviews,1999,29( 1 ) :87-97.
  • 5Lohn J D, Homby G S. Evolvable hardware: using evolutionary computation to design and optimize hardware systems [ J ]. IEEE Computational Intelligence Magazine,2006,1 ( 1 ) : 19 -27.
  • 6Torresen J. An evolvable hardware tutorial [ M ]. Berlin : Springer- Verlag Berlin,2004:821 -830.
  • 7Stoica A, Zebulum R, Keymeulen D, et al. Reconfigurable VLSI architectures for evolvable hardware:From experimental field programmable transistor arrays to evolution-oriented chips [ J ]. IEEE Transactions on Very Large Scale Integration ( VLSI ) Systems, 2001,9( 1 ) :227 -232.
  • 8孙其博,刘杰,黎羴,范春晓,孙娟娟.物联网:概念、架构与关键技术研究综述[J].北京邮电大学学报,2010,33(3):1-9. 被引量:1114
  • 9吴智慧,朱剑刚.家具企业实现大规模定制的技术体系 第一讲 大规模定制的基本内涵[J].家具,2011,32(1):114-116. 被引量:25
  • 10张照枫.浅析企业信息化建设中信息孤岛的消除[J].中国经贸导刊,2011(14):82-82. 被引量:3

引证文献2

二级引证文献23

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部