期刊文献+

600伏高压LDMOS的实现 被引量:7

Implementation of 600v High Voltage LDMOS
在线阅读 下载PDF
导出
摘要 综合利用RESURF技术、内场限环技术及双层浮空场板技术,充分降低高压LDMOS的表面电场,使用常规低压工艺,最终实现600伏高压LDMOS。本文介绍了此高压LDMOS的设计方法、器件结构、制造工艺和测试结果。 The 600v blocking capability of LDMOS which is suitable for HVIC(High Voltage Integrated Circuit)has been achieved using RESURF(Reduced Surface Field), Internal Field Ring and Floating Field Plate with conventional low-voltage IC technology. The design, structure, process and testing result are described here.
作者 项骏 林争辉
出处 《微电子学与计算机》 CSCD 北大核心 2004年第11期149-152,共4页 Microelectronics & Computer
关键词 RESURF技术 内场限环技术 双层浮空场板技术 PISCES—П 600伏高压LDMOS RESURF, IFR and FFP technique, PISCES-П, 600v high voltage LDMOS
  • 相关文献

参考文献7

  • 1M S Shekar,Richard K Williams, Mohamed Darwish and Rocky Lee. A Robust Lateral Power MOSFET Buffered HBridge Motor Driver Power IC. IEEE 1997:197~200.
  • 2PARPLA. Optimization of RESURF LDMOS Transistors:An Analytical Approach. IEEE TRANS ED.Vol 37,1990:789-795.
  • 3S C Sun. Physics and Technology of Power MOSFETs. Ph.D.Thesis. Stanford University. 1982.
  • 4HAN Lei CHEN,YE Xing-ning. Intergrated High-voltage Detector in 600V SPIC by suing FFLR.IEEE 2001.117~119.
  • 5A Nezar and CATSalama. Breakdown Voltage in LDMOS Transistors Using Internal Field Rings. IEEE TRANSACTIONS ON ELECTRON DEVICES. Vol.38.No.7.JULY1991.
  • 6Anthony F J Murray, William A Lane. Optimization of Interconnection Induced Breakdown Voltage in Junction Isolated IC's Using Biasd Polysilicon Field Plates. IEEE Trans. On Electron Devices. 1997,Vol. ED-44.NO.1:185~189
  • 7T Terashima, M Yoshizawa, M Fukunaga and G Majumdar Kita-itami Works, MitsubishiElectric Corpolation.Structure of 600V IC and A New Voltage Sensing Device.1993 IEEE 5th International Symposium on Power Semiconductor Devices and Ics.

同被引文献31

  • 1柯导明,陈军宁,时龙兴,孙伟锋,吴秀龙,柯宜京.高压功率LDMOS的场极板击穿电压分析[J].固体电子学研究与进展,2005,25(1):20-22. 被引量:3
  • 2张丽,庄奕琪,李小明,姜法明.关于VDMOSFET二次击穿现象的分析和研究[J].电子器件,2005,28(1):105-109. 被引量:7
  • 3He Jin, Zhang Xing. A new quasi 2 - dimensional analytical approach to predicting ring junction voltage, edge peak fields and optimal spacing of planar junction with single floating field limiting ring structure [ J ].半导体学报, 2001,22 (6) : 700 - 705.
  • 4Baliga B J, Chandhi S K. Analytical solutions for the breakdown voltage of abrupt cylindrical and spherical junctions[J]. Solid State Electronics, 1976,19 : 739 - 744.
  • 5Baliga B J. Closed - form analytical solutions for the breakdown voltage of planar junction terminated with a single floating field ring [J]. Solid State Electronics, 1990, 33: 485 - 488.
  • 6吴秀龙,陈军宁,柯导明.全耗尽SOI LDMOS阈值电压的解析模型[J].微电子学与计算机,2007,24(11):17-20. 被引量:5
  • 7HE J,CHAN M S,ZHANG X.A new analytic method to design multiple floating field limiting rings of power devices[J].Solid-State Electron,2006,50:1375-1381.
  • 8FINDLAY W J,COULBECK L.Edge termination for very high voltage IGBT devices[C]//IPEMC’97.Hangzhou:Chinese Electronic Institute,1997.
  • 9BALIGA B J. High-voltage device terminationtechniques: a comparative review [J]. IEE Proceed I:Sol Sta Elec Dev, 1982, 129(5): 173-179.
  • 10FABRE A, SAAID O,WIEST F,et al. Low powercurrent mode second-order bandpass IF filter [J].IEEE Trans Circ Syst II : Analog Dig SignalProcess, 1997, 44(6) : 436-446.

引证文献7

二级引证文献20

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部