期刊文献+

FPGA动态可重构技术原理及实现方法分析 被引量:44

Analysis of the Fundamental and Implementation Method about Dynamic Recofigurable FPGA
在线阅读 下载PDF
导出
摘要 FPGA动态重构技术主要是指对于特定结构的FPGA芯片 ,在一定的控制逻辑的驱动下 ,对芯片的全部或部分逻辑资源实现在系统的高速的功能变换 ,从而实现硬件的时分复用 ,,节省逻辑资源。本文以SRAMFPGA的可重配置特性为基础 ,结合几种新型的动态重构FPGA芯片结构 ,分析了FPGA动态重构技术的原理 ,讨论了其实现方法。 Dynamic Reconfogurable Field Programmable Gate Array (DR-FPGA ) can configure its partial or total logic resources at run time, and change its functions on system in high speed. This paper presents some studies of DR-FPGA, including basic architecture, reconfiguration fundamental, CAD tools and implement methods. Application of DR-FPGA is useful for designing high-performance systems ,and helps to save hardware resources .
出处 《电子器件》 CAS 2004年第2期277-282,共6页 Chinese Journal of Electron Devices
基金 国家自然科学基金项目 (6 9976 0 2 0 ) 国家自然科学基金重大研究项目 (90 2 0 70 12 ) .
关键词 FPGA 静态重构 动态重构 全局重构 局域重构 FPGA static reconfiguration dynamic reconfiguration total reconfiguration partial reconfiguration
  • 相关文献

参考文献16

  • 1黄海鹰,黄华.动态重构逻辑及现状[J].微处理机,1998,19(4):1-3. 被引量:3
  • 2鲍哓宇,施克仁.可重构信息处理[J].计算机自动测量与控制,2000,8(1):1-4. 被引量:6
  • 3Rolf Enzler The Current Status of Recongurable Computing[R].Swiss Federal Institute of Technology Electronics Laboratory.
  • 4Patrick Lysaght,Jon Stockwood.A Simulation Tool for Dynamically Reconfigarable FPGA[M].
  • 5Ye A,Shenoy N,Hauck S,Banerjee P.A Compiler for a processor with a RFU[C].In:Proc.Int.Conf.Computer-Aided Design,San Jose,CA,Nov.1999.
  • 6Govindarajan S,Ouaiss I,Kaul M,Srinivasan V.An effective design approach for dynamically reconfigurable architectures[C].In:Proc.Symp.FCCM'9),Napa,CA,Apr.1998.
  • 7Scheduling for dynamically reconfigurable FPGAs[C].In:Proc.Int.Workshop Logic and Architecture Synthesis,Grenoble,France,Dec.1995:328-336.
  • 8GajjalaPurna K M and Bhatia D.Temporal partitioning and scheduling for reconfigurable computing[C].In:Proc.IEEE Symp.FPGAs for Custom Computing Machines,1998:329-330.
  • 9Hauck S.Configuration prefetch for single context reconfigurablCoprocessors[C].In:FCM/SIGDA Int.Symp.Field-Programmable Gate Arrays,Monterey,CA,Feb.1998:65-74.
  • 10Rafael Maestre ect,A Framework for Reconfigurable Computing:Task Scheduling and Context Management[J].IEEE Transcation On VLSI Systems,2001,9(6).

二级参考文献10

共引文献25

同被引文献270

引证文献44

二级引证文献154

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部