期刊文献+
共找到1篇文章
< 1 >
每页显示 20 50 100
A 10-bit 50-MS/s sample-and-hold circuit with low distortion sampling switches
1
作者 朱旭斌 倪卫宁 石寅 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2009年第5期109-112,共4页
A fully-differential switched-capacitor sample-and-hold (S/H) circuit used in a 10-bit 50-MS/s pipeline analog-to-digital converter (ADC) was designed and fabricated using a 0.35-μm CMOS process. Capacitor flip-a... A fully-differential switched-capacitor sample-and-hold (S/H) circuit used in a 10-bit 50-MS/s pipeline analog-to-digital converter (ADC) was designed and fabricated using a 0.35-μm CMOS process. Capacitor flip-around architecture was used in the S/H circuit to lower the power consumption. In addition, a gain-boosted operational transconductance amplifier (OTA) was designed with a DC gain of 94 dB and a unit gain bandwidth of 460 MHz at a phase margin of 63 degree, which matches the S/H circuit. A novel double-side bootstrapped switch was used, improving the precision of the whole circuit. The measured results have shown that the S/H circuit reaches a spurious free dynamic range (SFDR) of 67 dB and a signal-to-noise ratio (SNR) of 62.1 dB for a 2.5 MHz input signal with 50 MS/s sampling rate. The 0.12mm^2 S/H circuit operates from a 3.3 V supply and consumes 13.6 mW. 展开更多
关键词 CMOS analog integrated circuits sample-and-hold circuit double-side bootstrapped switch gain- boosted operational transconductance amplifier
原文传递
上一页 1 下一页 到第
使用帮助 返回顶部