期刊文献+
共找到3篇文章
< 1 >
每页显示 20 50 100
Effect of NO annealing on charge traps in oxide insulator and transition layer for 4H-SiC metal–oxide–semiconductor devices 被引量:1
1
作者 贾一凡 吕红亮 +10 位作者 钮应喜 李玲 宋庆文 汤晓燕 李诚瞻 赵艳黎 肖莉 王梁永 唐光明 张义门 张玉明 《Chinese Physics B》 SCIE EI CAS CSCD 2016年第9期484-488,共5页
The effect of nitric oxide(NO) annealing on charge traps in the oxide insulator and transition layer in n-type4H–Si C metal–oxide–semiconductor(MOS) devices has been investigated using the time-dependent bias s... The effect of nitric oxide(NO) annealing on charge traps in the oxide insulator and transition layer in n-type4H–Si C metal–oxide–semiconductor(MOS) devices has been investigated using the time-dependent bias stress(TDBS),capacitance–voltage(C–V),and secondary ion mass spectroscopy(SIMS).It is revealed that two main categories of charge traps,near interface oxide traps(Nniot) and oxide traps(Not),have different responses to the TDBS and C–V characteristics in NO-annealed and Ar-annealed samples.The Nniotare mainly responsible for the hysteresis occurring in the bidirectional C–V characteristics,which are very close to the semiconductor interface and can readily exchange charges with the inner semiconductor.However,Not is mainly responsible for the TDBS induced C–V shifts.Electrons tunneling into the Not are hardly released quickly when suffering TDBS,resulting in the problem of the threshold voltage stability.Compared with the Ar-annealed sample,Nniotcan be significantly suppressed by the NO annealing,but there is little improvement of Not.SIMS results demonstrate that the Nniotare distributed within the transition layer,which correlated with the existence of the excess silicon.During the NO annealing process,the excess Si atoms incorporate into nitrogen in the transition layer,allowing better relaxation of the interface strain and effectively reducing the width of the transition layer and the density of Nniot. 展开更多
关键词 4H–SiC metal–oxidesemiconductor devices NO annealing near interface oxide traps oxide traps
原文传递
Investigation of Gate Defects in Ultrathin MOS Structures Using DTRS Technique
2
作者 霍宗亮 杨国勇 +2 位作者 许铭真 谭长华 段小蓉 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2002年第11期1146-1153,共8页
s:A detailed description of relaxation spectroscopy technique under direct tunneling stress is given.A double peak phenomena by applied relaxation spectroscopy on ultra thin (<3nm) gate oxide is found.It suggests ... s:A detailed description of relaxation spectroscopy technique under direct tunneling stress is given.A double peak phenomena by applied relaxation spectroscopy on ultra thin (<3nm) gate oxide is found.It suggests that two kinds of traps exist in the degradation of gate oxide.It is also observed that both the trap density and the generation/capture cross section of oxide trap and interface trap are smaller in ultra thin gate oxide (<3nm) under DT stress than those in the thicker oxide (>4nm) under FN stress,and the centroid of oxide trap is closer to anode interface than in the center of oxide. 展开更多
关键词 TUNNELING metal oxide semiconductor device proportional difference operator
在线阅读 下载PDF
Review of recent progresses on flexible oxide semiconductor thin film transistors based on atomic layer deposition processes 被引量:4
3
作者 Jiazhen Sheng Ki-Lim Han +2 位作者 TaeHyun Hong Wan-Ho Choi Jin-Seong Park 《Journal of Semiconductors》 EI CAS CSCD 2018年第1期105-116,共12页
The current article is a review of recent progress and major trends in the field of flexible oxide thin film transistors(TFTs), fabricating with atomic layer deposition(ALD) processes. The ALD process offers accur... The current article is a review of recent progress and major trends in the field of flexible oxide thin film transistors(TFTs), fabricating with atomic layer deposition(ALD) processes. The ALD process offers accurate controlling of film thickness and composition as well as ability of achieving excellent uniformity over large areas at relatively low temperatures. First, an introduction is provided on what is the definition of ALD, the difference among other vacuum deposition techniques, and the brief key factors of ALD on flexible devices. Second, considering functional layers in flexible oxide TFT, the ALD process on polymer substrates may improve device performances such as mobility and stability, adopting as buffer layers over the polymer substrate, gate insulators, and active layers. Third, this review consists of the evaluation methods of flexible oxide TFTs under various mechanical stress conditions. The bending radius and repetition cycles are mostly considering for conventional flexible devices. It summarizes how the device has been degraded/changed under various stress types(directions). The last part of this review suggests a potential of each ALD film, including the releasing stress, the optimization of TFT structure, and the enhancement of device performance. Thus, the functional ALD layers in flexible oxide TFTs offer great possibilities regarding anti-mechanical stress films, along with flexible display and information storage application fields. 展开更多
关键词 atomic layer deposition(ALD) oxide semiconductor thin film transistor flexible device mechanical stress
原文传递
上一页 1 下一页 到第
使用帮助 返回顶部