The water Cherenkov detector array(WCDA) is an important part of the large high-altitude air shower observatory(LHAASO),which is in a research and development phase.The central scientific goal of LHAASO is to explore ...The water Cherenkov detector array(WCDA) is an important part of the large high-altitude air shower observatory(LHAASO),which is in a research and development phase.The central scientific goal of LHAASO is to explore the origin of high-energy cosmic rays of the universe and to push forward the frontier of new physics.To simplify the WCDA's readout electronics,a prototype of a front-end readout for an application-specific integrated circuit(ASIC) is designed based on the timeover-threshold method to achieve charge-to-time conversion.High-precision time measurement and charge measurement are necessary over a full dynamic range[1-4000photoelectrons(P.E.)].To evaluate the performance of this ASIC,a test system is designed that includes the front-end ASIC test module,digitization module,and test software.The first module needs to be customized for different ASIC versions,whereas the digitization module and test software are tested for general-purpose use.In the digitization module,a field programmable gate array-based time-todigital converter is designed with a bin size of 333 ps,which also integrates an inter-integrated circuit to configure the ASIC test module,and a universal serial bus interface is designed to transfer data to the remote computer.Test results indicate that the time resolution is better than 0.5 ns,and the charge resolution is better than 30%root mean square(RMS) at 1 P.E.and 3%RMS at 4000 P.E.,which are beyond the application requirements.展开更多
Using gas and rock samples from major petroliferous basins in the world,the helium content,composition,isotopic compositions and the U and Th contents in rocks are analyzed to clarify the helium enrichment mechanism a...Using gas and rock samples from major petroliferous basins in the world,the helium content,composition,isotopic compositions and the U and Th contents in rocks are analyzed to clarify the helium enrichment mechanism and distribution pattern and the exploration ideas for helium-rich gas reservoirs.It is believed that the formation of helium-rich gas reservoirs depends on the amount of helium supplied to the reservoir and the degree of helium dilution by natural gas,and that the reservoir-forming process can be summarized as"multi-source helium supply,main-source helium enrichment,helium-nitrogen coupling,and homogeneous symbiosis".Helium mainly comes from the radioactive decay of U and Th in rocks.All rocks contain trace amounts of U and Th,so they are effective helium sources.Especially,large-scale ancient basement dominated by granite or metamorphic rocks is the main helium source.The helium generated by the decay of U and Th in the ancient basement in a long geologic history,together with the nitrogen generated by the cracking of the inorganic nitrogenous compounds in the basement rocks,is dissolved in the water and preserved.With the tectonic uplift,the ground water is transported upward along the fracture to the gas reservoirs,with helium and nitrogen released.Thus,the reservoirs are enriched with both helium and nitrogen,which present a clear concomitant and coupling relationship.In tensional basins in eastern China,where tectonic activities are strong,a certain proportion of mantle-derived helium is mixed in the natural gas.The helium-rich gas reservoirs are mostly located in normal or low-pressure zones above ancient basement with fracture communication,which later experience substantial tectonic uplift and present relatively weak seal,low intensity of natural gas charging,and active groundwater.Helium exploration should focus on gas reservoirs with fractures connecting ancient basement,large tectonic uplift,relatively weak sealing capacity,insufficient natural gas charging intensity,and rich ancient formation water,depending on the characteristics of helium enrichment,beyond the traditional idea of searching for natural gas sweetspots and high-yield giant gas fields simultaneously.展开更多
Gravimetric resonant-inspired biosensors have attracted increasing attention in industrial and point-ofcare applications,enabling label-free detection of biomarkers such as DNA and antibodies.Capacitive micromachined ...Gravimetric resonant-inspired biosensors have attracted increasing attention in industrial and point-ofcare applications,enabling label-free detection of biomarkers such as DNA and antibodies.Capacitive micromachined ultrasonic transducers(CMUTs)are promising tools for developing miniaturized highperformance biosensing complementary metal–oxide–silicon(CMOS)platforms.However,their operability is limited by inefficient functionalization,aggregation,crosstalk in the buffer,and the requirement for an external high-voltage(HV)power supply.In this study,we aimed to propose a CMUTs-based resonant biosensor integrated with a CMOS front–end interface coupled with ethylene–glycol alkanethiols to detect single-stranded DNA oligonucleotides with large specificity.The topography of the functionalized surface was characterized by energy-dispersive X-ray microanalysis.Improved selectivity for onchip hybridization was demonstrated by comparing complementary and non-complementary singlestranded DNA oligonucleotides using fluorescence imaging technology.The sensor array was further characterized using a five-element lumped equivalent model.The 4 mm^(2) application-specific integrated circuit chip was designed and developed through 0.18 lm HV bipolar-CMOS-double diffused metal–oxide–silicon(DMOS)technology(BCD)to generate on-chip 20 V HV boosting and to track feedback frequency under a standard 1.8 V supply,with a total power consumption of 3.8 mW in a continuous mode.The measured results indicated a detection sensitivity of 7.943×10^(-3) lmol·L^(-1)·Hz^(-1) over a concentration range of 1 to 100 lmol·L^(-1).In conclusion,the label-free biosensing of DNA under dry conditions was successfully demonstrated using a microfabricated CMUT array with a 2 MHz frequency on CMOS electronics with an internal HV supplier.Moreover,ethylene–glycol alkanethiols successfully deposited self-assembled monolayers on aluminum electrodes,which has never been attempted thus far on CMUTs,to enhance the selectivity of bio-functionalization.The findings of this study indicate the possibility of full-on-chip DNA biosensing with CMUTs.展开更多
A large language model(LLM)is constructed to address the sophisticated demands of data retrieval and analysis,detailed well profiling,computation of key technical indicators,and the solutions to complex problems in re...A large language model(LLM)is constructed to address the sophisticated demands of data retrieval and analysis,detailed well profiling,computation of key technical indicators,and the solutions to complex problems in reservoir performance analysis(RPA).The LLM is constructed for RPA scenarios with incremental pre-training,fine-tuning,and functional subsystems coupling.Functional subsystem and efficient coupling methods are proposed based on named entity recognition(NER),tool invocation,and Text-to-SQL construction,all aimed at resolving pivotal challenges in developing the specific application of LLMs for RDA.This study conducted a detailed accuracy test on feature extraction models,tool classification models,data retrieval models and analysis recommendation models.The results indicate that these models have demonstrated good performance in various key aspects of reservoir dynamic analysis.The research takes some injection and production well groups in the PK3 Block of the Daqing Oilfield as an example for testing.Testing results show that our model has significant potential and practical value in assisting reservoir engineers with RDA.The research results provide a powerful support to the application of LLM in reservoir performance analysis.展开更多
An Efficient and flexible implementation of block ciphers is critical to achieve information security processing.Existing implementation methods such as GPP,FPGA and cryptographic application-specific ASIC provide the...An Efficient and flexible implementation of block ciphers is critical to achieve information security processing.Existing implementation methods such as GPP,FPGA and cryptographic application-specific ASIC provide the broad range of support.However,these methods could not achieve a good tradeoff between high-speed processing and flexibility.In this paper,we present a reconfigurable VLIW processor architecture targeted at block cipher processing,analyze basic operations and storage characteristics,and propose the multi-cluster register-file structure for block ciphers.As for the same operation element of block ciphers,we adopt reconfigurable technology for multiple cryptographic processing units and interconnection scheme.The proposed processor not only flexibly accomplishes the combination of multiple basic cryptographic operations,but also realizes dynamic configuration for cryptographic processing units.It has been implemented with0.18μm CMOS technology,the test results show that the frequency can reach 350 MHz.and power consumption is 420 mw.Ten kinds of block and hash ciphers were realized in the processor.The encryption throughput of AES,DES,IDEA,and SHA-1 algorithm is1554 Mbps,448Mbps,785 Mbps,and 424 Mbps respectively,the test result shows that our processor's encryption performance is significantly higher than other designs.展开更多
As an important branch of information security algorithms,the efficient and flexible implementation of stream ciphers is vital.Existing implementation methods,such as FPGA,GPP and ASIC,provide a good support,but they ...As an important branch of information security algorithms,the efficient and flexible implementation of stream ciphers is vital.Existing implementation methods,such as FPGA,GPP and ASIC,provide a good support,but they could not achieve a better tradeoff between high speed processing and high flexibility.ASIC has fast processing speed,but its flexibility is poor,GPP has high flexibility,but the processing speed is slow,FPGA has high flexibility and processing speed,but the resource utilization is very low.This paper studies a stream cryptographic processor which can efficiently and flexibly implement a variety of stream cipher algorithms.By analyzing the structure model,processing characteristics and storage characteristics of stream ciphers,a reconfigurable stream cryptographic processor with special instructions based on VLIW is presented,which has separate/cluster storage structure and is oriented to stream cipher operations.The proposed instruction structure can effectively support stream cipher processing with multiple data bit widths,parallelism among stream cipher processing with different data bit widths,and parallelism among branch control and stream cipher processing with high instruction level parallelism;the designed separate/clustered special bit registers and general register heaps,key register heaps can satisfy cryptographic requirements.So the proposed processor not only flexibly accomplishes the combination of multiple basic stream cipher operations to finish stream cipher algorithms.It has been implemented with 0.18μm CMOS technology,the test results show that the frequency can reach 200 MHz,and power consumption is 310 mw.Ten kinds of stream ciphers were realized in the processor.The key stream generation throughput of Grain-80,W7,MICKEY,ACHTERBAHN and Shrink algorithm is 100 Mbps,66.67 Mbps,66.67 Mbps,50 Mbps and 800 Mbps,respectively.The test result shows that the processor presented can achieve good tradeoff between high performance and flexibility of stream ciphers.展开更多
Human body communication is proposed as a promising body proximal comanunication tech- nology for body sensor networks. To achieve low power and slmll volume ill the sensor nodes, a Ra-dio Frequency （RF） application...Human body communication is proposed as a promising body proximal comanunication tech- nology for body sensor networks. To achieve low power and slmll volume ill the sensor nodes, a Ra-dio Frequency （RF） application-specific integrated circuit transceiver tbr Human Body Commnunication （HBC） is presented and the characteristics of HBC are investigated. A high data rate On-Off Keying （OOK）/Frequency-Shift Keying （FSK） modulation protocol and an OOK/FSK delrodulator circuit are introduced in this paper, with a data-rate-to-carrier-frequency ratio up to 70%. A low noise amplifier is proposed to handle the dynamic range problem and improve the sensitivity of the receiver path. In addi-tion, a low power autonmatic-gain-control system is realized using a novel architecture, thereby render-ing the peak detector circuit and loop filter unneces-sary. Finally, the complete chip is fabricated. Simula-tion results suggest receiver sensitivity to be-75 dBm. The transceiver shows an overall power con-smxption of 32 mW when data rate is 5 Mbps, de-livering a P1dB output power of - 30 dBm.展开更多
The requirement of the flexible and effective implementation of the Elliptic Curve Cryptography (ECC) has become more and more exigent since its dominant position in the public-key cryptography application.Based on an...The requirement of the flexible and effective implementation of the Elliptic Curve Cryptography (ECC) has become more and more exigent since its dominant position in the public-key cryptography application.Based on analyzing the basic structure features of Elliptic Curve Cryptography (ECC) algorithms,the parallel schedule algorithm of point addition and doubling is presented.And based on parallel schedule algorithm,the Application Specific Instruction-Set Co-Processor of ECC that adopting VLIW architecture is also proposed in this paper.The coprocessor for ECC is implemented and validated using Altera’s FPGA.The experimental result shows that our proposed coprocessor has advantage in high performance and flexibility.展开更多
Abstract:Approximate computing has received significant attention in the design of portable CMOS hardware for error-tolerant applications.This work proposes an approximate adder that to optimize area delay and achieve...Abstract:Approximate computing has received significant attention in the design of portable CMOS hardware for error-tolerant applications.This work proposes an approximate adder that to optimize area delay and achieve energy efficiency using Parallel Carry(PC)generation logic.For‘n’bits in input,the proposed algorithm use approximate addition for least n/2 significant bits and exact addition for most n/2 significant bits.A simple OR logic with no carry propagation is used to implement the approximate part.In the exact part,addition is performed using 4-bit adder blocks that implement PC at block level to reduce node capacitance in the critical path.Evaluations reveal that the maximum error of the proposed adder confines not more than 2n/2.As an enhancement of the proposed algorithm,we use the Error Recovery(ER)module to reduce the average error.Synthesis results of Proposed-PC(P-PC)and Proposed-PCER(P-PCER)adders with n-16 in 180nm Application Specific Integrated Circuit(ASIC)PDK technology revealed 44.2%&41.7%PDP reductions and 43.4%&40.7%ADP reductions,respectively compared to the latest best approximate design compared.The functional and driving effectiveness of proposed adders are examined through digital image processing applications.展开更多
Glaucoma is a neurodegenerative condition that is the leading cause of irreversible blindness worldwide. Elevated intraocular pressure (IOP) is the main risk factor for the development and progression of the disease. ...Glaucoma is a neurodegenerative condition that is the leading cause of irreversible blindness worldwide. Elevated intraocular pressure (IOP) is the main risk factor for the development and progression of the disease. Methods to lower IOP remain the first line treatments for the condition. Current methods of IOP measurement do not permit temporary noninvasive monitoring 24-hour IOP on a periodic basis. Ongoing research will in time provide a means of developing a device that will enable continuous or temporary monitoring of IOP. At present a device suitable for clinical use is not yet available.This review contains a description of different devices currently in development for measuring IOP: soft contact lens, LC resonant circuits and on-chip sensing devices. All of them use application-specific integrated circuits (ASICS) to process the measured signals and send them to recording devices. Soft contact lens devices are based on an embedded strain gauge, LC circuits vary their resonance frequency depending on the intraocular pressure (IOP) and, finally, on-chip sensing devices include an integrated microelectromechanical sensor (MEMS). MEMS are capacitors whose capacity varies with IOP. These devices allow for an accurate IOP measurement (up to +/– 0.2 mm Hg) with high sampling rates (up to 1 sample/min) and storing 1 week of raw data. All of them operate in an autonomous way and even some of them are energetically independent.展开更多
Currently,the growth of micro and nano(very large scale integration-ultra large-scale integration)electronics technology has greatly impacted biomedical signal processing devices.These high-speed micro and nano techno...Currently,the growth of micro and nano(very large scale integration-ultra large-scale integration)electronics technology has greatly impacted biomedical signal processing devices.These high-speed micro and nano technology devices are very reliable despite their capacity to operate at tremendous speed,and can be designed to consume less power in minimum response time,which is particularly useful in biomedical products.The rapid technological scaling of the metal-oxide-semi-conductor(MOS)devices aids in mapping multiple applications for a specific purpose on a single chip which motivates us to design a sophisticated,small and reliable application specific integrated circuit(ASIC)chip for future real time medical signal separation and processing(digital stetho-scopes and digital microelectromechanical systems(MEMS)microphone).In this paper,ASIC level implementation of the adaptive line enhancer design using adaptive filtering algorithms(least mean square(LMS)and normalized least mean square(NLMS))integrated design is used to separate the real-time auscultation sound signals effectively.Adaptive line enhancer(ALE)design is imple-mented in Verilog hardware description language(HDL)language to obtain both the network and adaptive algorithm in cadence Taiwan Semiconductor Manufacturing Company(TSMC)90 nm standard cell library environment for ASIC level implementation.Native compiled simulator(NC)sim and RC lab were used for functional verification and design constraints and the physical design is implemented in Encounter to obtain the Geometric Data Stream(GDS II).In this architecture,the area occupied is 0.08 mm,the total power consumed is 5.05 mW and the computation time of the proposed system is 0.82μs for LMS design and the area occupied is 0.14 mm,the total power consumed is 4.54 mW and the computation time of the proposed system is 0.03μs for NLMS design that will pave a better way in future electronic stethoscope design.展开更多
Deep learning(DL)accelerators are critical for handling the growing computational demands of modern neural networks.Systolic array(SA)-based accelerators consist of a 2D mesh of processing elements(PEs)working coopera...Deep learning(DL)accelerators are critical for handling the growing computational demands of modern neural networks.Systolic array(SA)-based accelerators consist of a 2D mesh of processing elements(PEs)working cooperatively to accelerate matrix multiplication.The power efficiency of such accelerators is of primary importance,especially considering the edge AI regime.This work presents the SAPER-AI accelerator,an SA accelerator with power intent specified via a unified power format representation in a simplified manner with negligible microarchi-tectural optimization effort.Our proposed accelerator switches off rows and columns of PEs in a coarse-grained manner,thus leading to SA microarchitecture complying with the varying computational requirements of modern DL workloads.Our analysis demonstrates enhanced power efficiency ranging between 10% and 25% for the best case 32×32 and 64×64 SA designs,respectively.Additionally,the power delay product(PDP)exhibits a progressive improvement of around 6%for larger SA sizes.Moreover,a performance comparison between the MobileNet and ResNet50 models indicates generally better SA performance for the ResNet50 workload.This is due to the more regular convolutions portrayed by ResNet50 that are more favored by SAs,with the performance gap widening as the SA size increases.展开更多
We present a novel audio-processing platform, FlexEngine, which is composed of a 24-bit applicationspecific instruction-set processor （ASIP） and five dedicated accelerators. Acceleration instructions, compact instru...We present a novel audio-processing platform, FlexEngine, which is composed of a 24-bit applicationspecific instruction-set processor （ASIP） and five dedicated accelerators. Acceleration instructions, compact instructions and repeat instruction are added into the ASIP＇s instruction set to deal with some core tasks of hearing aid algorithms. The five configurable accelerators are used to execute several of the most common functions of hearing aids. Moreover, several low power strategies, such as clock gating, data isolation, memory partition, bypass mode, sleep mode, are also applied in this platform for power reduction. The proposed platform is implemented in CMOS 130 nm technology, and test results show that power consumption of FlexEngine is 0.863 mW with the clock frequency of 8 MHz at Vdd = 1.0 V.展开更多
The rapid development of multimedia techniques has increased the demands on multimedia processors. This paper presents a new design method to quickly design high performance processors for new multimedia applications....The rapid development of multimedia techniques has increased the demands on multimedia processors. This paper presents a new design method to quickly design high performance processors for new multimedia applications. In this approach, a configurable processor based on the very long instruction-set word architecture is used as the basic core for designers to easily configure new processor cores for multimedia algorithm. Specific instructions designed for multimedia applications efficiently improve the performance of the target processor. Functions not implemented in the digital signal processor （DSP） core can be easily integrated into the target processor as user-defined hardware to increase the performance. Several examples are given based on the architecture. The results show that the processor performance is enhanced approximately 4 times on the H.263 codec and that the processor outperforms both DSPs and single instruction multiple data （SIMD） multimedia extension architectures by up to 8 times when computing the 2-D-IDCT.展开更多
基金supported by the Knowledge Innovation Program of the Chinese Academy of Sciences(KJCX2-YW-N27)the CAS Center for Excellence in Particle Physics(CCEPP)
文摘The water Cherenkov detector array(WCDA) is an important part of the large high-altitude air shower observatory(LHAASO),which is in a research and development phase.The central scientific goal of LHAASO is to explore the origin of high-energy cosmic rays of the universe and to push forward the frontier of new physics.To simplify the WCDA's readout electronics,a prototype of a front-end readout for an application-specific integrated circuit(ASIC) is designed based on the timeover-threshold method to achieve charge-to-time conversion.High-precision time measurement and charge measurement are necessary over a full dynamic range[1-4000photoelectrons(P.E.)].To evaluate the performance of this ASIC,a test system is designed that includes the front-end ASIC test module,digitization module,and test software.The first module needs to be customized for different ASIC versions,whereas the digitization module and test software are tested for general-purpose use.In the digitization module,a field programmable gate array-based time-todigital converter is designed with a bin size of 333 ps,which also integrates an inter-integrated circuit to configure the ASIC test module,and a universal serial bus interface is designed to transfer data to the remote computer.Test results indicate that the time resolution is better than 0.5 ns,and the charge resolution is better than 30%root mean square(RMS) at 1 P.E.and 3%RMS at 4000 P.E.,which are beyond the application requirements.
基金Supported by the National Natural Science Foundation of China(42141022,42272189)Project of Ministry of Natural Resources of China(QGYQZYPJ2022-1)CNPC Core Project(2021ZG12)。
文摘Using gas and rock samples from major petroliferous basins in the world,the helium content,composition,isotopic compositions and the U and Th contents in rocks are analyzed to clarify the helium enrichment mechanism and distribution pattern and the exploration ideas for helium-rich gas reservoirs.It is believed that the formation of helium-rich gas reservoirs depends on the amount of helium supplied to the reservoir and the degree of helium dilution by natural gas,and that the reservoir-forming process can be summarized as"multi-source helium supply,main-source helium enrichment,helium-nitrogen coupling,and homogeneous symbiosis".Helium mainly comes from the radioactive decay of U and Th in rocks.All rocks contain trace amounts of U and Th,so they are effective helium sources.Especially,large-scale ancient basement dominated by granite or metamorphic rocks is the main helium source.The helium generated by the decay of U and Th in the ancient basement in a long geologic history,together with the nitrogen generated by the cracking of the inorganic nitrogenous compounds in the basement rocks,is dissolved in the water and preserved.With the tectonic uplift,the ground water is transported upward along the fracture to the gas reservoirs,with helium and nitrogen released.Thus,the reservoirs are enriched with both helium and nitrogen,which present a clear concomitant and coupling relationship.In tensional basins in eastern China,where tectonic activities are strong,a certain proportion of mantle-derived helium is mixed in the natural gas.The helium-rich gas reservoirs are mostly located in normal or low-pressure zones above ancient basement with fracture communication,which later experience substantial tectonic uplift and present relatively weak seal,low intensity of natural gas charging,and active groundwater.Helium exploration should focus on gas reservoirs with fractures connecting ancient basement,large tectonic uplift,relatively weak sealing capacity,insufficient natural gas charging intensity,and rich ancient formation water,depending on the characteristics of helium enrichment,beyond the traditional idea of searching for natural gas sweetspots and high-yield giant gas fields simultaneously.
基金supported by the National Key Research and Development Program of China(2022YFB3205400)the National Natural Science Foundation of China(52275570)+1 种基金the Postdoctoral Innovation Talents Support Program(BX20230288)the Postdoctoral Science Foundation of Shaanxi Province(2018BSHEDZZ08).
文摘Gravimetric resonant-inspired biosensors have attracted increasing attention in industrial and point-ofcare applications,enabling label-free detection of biomarkers such as DNA and antibodies.Capacitive micromachined ultrasonic transducers(CMUTs)are promising tools for developing miniaturized highperformance biosensing complementary metal–oxide–silicon(CMOS)platforms.However,their operability is limited by inefficient functionalization,aggregation,crosstalk in the buffer,and the requirement for an external high-voltage(HV)power supply.In this study,we aimed to propose a CMUTs-based resonant biosensor integrated with a CMOS front–end interface coupled with ethylene–glycol alkanethiols to detect single-stranded DNA oligonucleotides with large specificity.The topography of the functionalized surface was characterized by energy-dispersive X-ray microanalysis.Improved selectivity for onchip hybridization was demonstrated by comparing complementary and non-complementary singlestranded DNA oligonucleotides using fluorescence imaging technology.The sensor array was further characterized using a five-element lumped equivalent model.The 4 mm^(2) application-specific integrated circuit chip was designed and developed through 0.18 lm HV bipolar-CMOS-double diffused metal–oxide–silicon(DMOS)technology(BCD)to generate on-chip 20 V HV boosting and to track feedback frequency under a standard 1.8 V supply,with a total power consumption of 3.8 mW in a continuous mode.The measured results indicated a detection sensitivity of 7.943×10^(-3) lmol·L^(-1)·Hz^(-1) over a concentration range of 1 to 100 lmol·L^(-1).In conclusion,the label-free biosensing of DNA under dry conditions was successfully demonstrated using a microfabricated CMUT array with a 2 MHz frequency on CMOS electronics with an internal HV supplier.Moreover,ethylene–glycol alkanethiols successfully deposited self-assembled monolayers on aluminum electrodes,which has never been attempted thus far on CMUTs,to enhance the selectivity of bio-functionalization.The findings of this study indicate the possibility of full-on-chip DNA biosensing with CMUTs.
基金Supported by the National Talent Fund of the Ministry of Science and Technology of China(20230240011)China University of Geosciences(Wuhan)Research Fund(162301192687)。
文摘A large language model(LLM)is constructed to address the sophisticated demands of data retrieval and analysis,detailed well profiling,computation of key technical indicators,and the solutions to complex problems in reservoir performance analysis(RPA).The LLM is constructed for RPA scenarios with incremental pre-training,fine-tuning,and functional subsystems coupling.Functional subsystem and efficient coupling methods are proposed based on named entity recognition(NER),tool invocation,and Text-to-SQL construction,all aimed at resolving pivotal challenges in developing the specific application of LLMs for RDA.This study conducted a detailed accuracy test on feature extraction models,tool classification models,data retrieval models and analysis recommendation models.The results indicate that these models have demonstrated good performance in various key aspects of reservoir dynamic analysis.The research takes some injection and production well groups in the PK3 Block of the Daqing Oilfield as an example for testing.Testing results show that our model has significant potential and practical value in assisting reservoir engineers with RDA.The research results provide a powerful support to the application of LLM in reservoir performance analysis.
基金supported by National Natural Science Foundation of China with granted No.61404175
文摘An Efficient and flexible implementation of block ciphers is critical to achieve information security processing.Existing implementation methods such as GPP,FPGA and cryptographic application-specific ASIC provide the broad range of support.However,these methods could not achieve a good tradeoff between high-speed processing and flexibility.In this paper,we present a reconfigurable VLIW processor architecture targeted at block cipher processing,analyze basic operations and storage characteristics,and propose the multi-cluster register-file structure for block ciphers.As for the same operation element of block ciphers,we adopt reconfigurable technology for multiple cryptographic processing units and interconnection scheme.The proposed processor not only flexibly accomplishes the combination of multiple basic cryptographic operations,but also realizes dynamic configuration for cryptographic processing units.It has been implemented with0.18μm CMOS technology,the test results show that the frequency can reach 350 MHz.and power consumption is 420 mw.Ten kinds of block and hash ciphers were realized in the processor.The encryption throughput of AES,DES,IDEA,and SHA-1 algorithm is1554 Mbps,448Mbps,785 Mbps,and 424 Mbps respectively,the test result shows that our processor's encryption performance is significantly higher than other designs.
基金supported by National Natural Science Foundation of China with granted No.61404175
文摘As an important branch of information security algorithms,the efficient and flexible implementation of stream ciphers is vital.Existing implementation methods,such as FPGA,GPP and ASIC,provide a good support,but they could not achieve a better tradeoff between high speed processing and high flexibility.ASIC has fast processing speed,but its flexibility is poor,GPP has high flexibility,but the processing speed is slow,FPGA has high flexibility and processing speed,but the resource utilization is very low.This paper studies a stream cryptographic processor which can efficiently and flexibly implement a variety of stream cipher algorithms.By analyzing the structure model,processing characteristics and storage characteristics of stream ciphers,a reconfigurable stream cryptographic processor with special instructions based on VLIW is presented,which has separate/cluster storage structure and is oriented to stream cipher operations.The proposed instruction structure can effectively support stream cipher processing with multiple data bit widths,parallelism among stream cipher processing with different data bit widths,and parallelism among branch control and stream cipher processing with high instruction level parallelism;the designed separate/clustered special bit registers and general register heaps,key register heaps can satisfy cryptographic requirements.So the proposed processor not only flexibly accomplishes the combination of multiple basic stream cipher operations to finish stream cipher algorithms.It has been implemented with 0.18μm CMOS technology,the test results show that the frequency can reach 200 MHz,and power consumption is 310 mw.Ten kinds of stream ciphers were realized in the processor.The key stream generation throughput of Grain-80,W7,MICKEY,ACHTERBAHN and Shrink algorithm is 100 Mbps,66.67 Mbps,66.67 Mbps,50 Mbps and 800 Mbps,respectively.The test result shows that the processor presented can achieve good tradeoff between high performance and flexibility of stream ciphers.
基金This study was supported partially by the Projects of National Natural Science Foundation of China under Crants No. 60932001, No.61072031 the National 863 Program of China un-der Crant No. 2012AA02A604+3 种基金 the National 973 Program of China under Cwant No. 2010CB732606 the Next Generation Communication Technology Major Project of National S＆T un-der Crant No. 2013ZX03005013 the ＂One-hundred Talent＂ and the ＂Low-cost Healthcare＂ Programs of Chinese Academy of Sciences and the Guangdong Innovation Research Team Funds for Low-cost Healthcare and Irrage-Guided Therapy.
文摘Human body communication is proposed as a promising body proximal comanunication tech- nology for body sensor networks. To achieve low power and slmll volume ill the sensor nodes, a Ra-dio Frequency （RF） application-specific integrated circuit transceiver tbr Human Body Commnunication （HBC） is presented and the characteristics of HBC are investigated. A high data rate On-Off Keying （OOK）/Frequency-Shift Keying （FSK） modulation protocol and an OOK/FSK delrodulator circuit are introduced in this paper, with a data-rate-to-carrier-frequency ratio up to 70%. A low noise amplifier is proposed to handle the dynamic range problem and improve the sensitivity of the receiver path. In addi-tion, a low power autonmatic-gain-control system is realized using a novel architecture, thereby render-ing the peak detector circuit and loop filter unneces-sary. Finally, the complete chip is fabricated. Simula-tion results suggest receiver sensitivity to be-75 dBm. The transceiver shows an overall power con-smxption of 32 mW when data rate is 5 Mbps, de-livering a P1dB output power of - 30 dBm.
基金supported by the national high technology research and development 863 program of China.(2008AA01Z103)
文摘The requirement of the flexible and effective implementation of the Elliptic Curve Cryptography (ECC) has become more and more exigent since its dominant position in the public-key cryptography application.Based on analyzing the basic structure features of Elliptic Curve Cryptography (ECC) algorithms,the parallel schedule algorithm of point addition and doubling is presented.And based on parallel schedule algorithm,the Application Specific Instruction-Set Co-Processor of ECC that adopting VLIW architecture is also proposed in this paper.The coprocessor for ECC is implemented and validated using Altera’s FPGA.The experimental result shows that our proposed coprocessor has advantage in high performance and flexibility.
文摘Abstract:Approximate computing has received significant attention in the design of portable CMOS hardware for error-tolerant applications.This work proposes an approximate adder that to optimize area delay and achieve energy efficiency using Parallel Carry(PC)generation logic.For‘n’bits in input,the proposed algorithm use approximate addition for least n/2 significant bits and exact addition for most n/2 significant bits.A simple OR logic with no carry propagation is used to implement the approximate part.In the exact part,addition is performed using 4-bit adder blocks that implement PC at block level to reduce node capacitance in the critical path.Evaluations reveal that the maximum error of the proposed adder confines not more than 2n/2.As an enhancement of the proposed algorithm,we use the Error Recovery(ER)module to reduce the average error.Synthesis results of Proposed-PC(P-PC)and Proposed-PCER(P-PCER)adders with n-16 in 180nm Application Specific Integrated Circuit(ASIC)PDK technology revealed 44.2%&41.7%PDP reductions and 43.4%&40.7%ADP reductions,respectively compared to the latest best approximate design compared.The functional and driving effectiveness of proposed adders are examined through digital image processing applications.
文摘Glaucoma is a neurodegenerative condition that is the leading cause of irreversible blindness worldwide. Elevated intraocular pressure (IOP) is the main risk factor for the development and progression of the disease. Methods to lower IOP remain the first line treatments for the condition. Current methods of IOP measurement do not permit temporary noninvasive monitoring 24-hour IOP on a periodic basis. Ongoing research will in time provide a means of developing a device that will enable continuous or temporary monitoring of IOP. At present a device suitable for clinical use is not yet available.This review contains a description of different devices currently in development for measuring IOP: soft contact lens, LC resonant circuits and on-chip sensing devices. All of them use application-specific integrated circuits (ASICS) to process the measured signals and send them to recording devices. Soft contact lens devices are based on an embedded strain gauge, LC circuits vary their resonance frequency depending on the intraocular pressure (IOP) and, finally, on-chip sensing devices include an integrated microelectromechanical sensor (MEMS). MEMS are capacitors whose capacity varies with IOP. These devices allow for an accurate IOP measurement (up to +/– 0.2 mm Hg) with high sampling rates (up to 1 sample/min) and storing 1 week of raw data. All of them operate in an autonomous way and even some of them are energetically independent.
文摘Currently,the growth of micro and nano(very large scale integration-ultra large-scale integration)electronics technology has greatly impacted biomedical signal processing devices.These high-speed micro and nano technology devices are very reliable despite their capacity to operate at tremendous speed,and can be designed to consume less power in minimum response time,which is particularly useful in biomedical products.The rapid technological scaling of the metal-oxide-semi-conductor(MOS)devices aids in mapping multiple applications for a specific purpose on a single chip which motivates us to design a sophisticated,small and reliable application specific integrated circuit(ASIC)chip for future real time medical signal separation and processing(digital stetho-scopes and digital microelectromechanical systems(MEMS)microphone).In this paper,ASIC level implementation of the adaptive line enhancer design using adaptive filtering algorithms(least mean square(LMS)and normalized least mean square(NLMS))integrated design is used to separate the real-time auscultation sound signals effectively.Adaptive line enhancer(ALE)design is imple-mented in Verilog hardware description language(HDL)language to obtain both the network and adaptive algorithm in cadence Taiwan Semiconductor Manufacturing Company(TSMC)90 nm standard cell library environment for ASIC level implementation.Native compiled simulator(NC)sim and RC lab were used for functional verification and design constraints and the physical design is implemented in Encounter to obtain the Geometric Data Stream(GDS II).In this architecture,the area occupied is 0.08 mm,the total power consumed is 5.05 mW and the computation time of the proposed system is 0.82μs for LMS design and the area occupied is 0.14 mm,the total power consumed is 4.54 mW and the computation time of the proposed system is 0.03μs for NLMS design that will pave a better way in future electronic stethoscope design.
文摘Deep learning(DL)accelerators are critical for handling the growing computational demands of modern neural networks.Systolic array(SA)-based accelerators consist of a 2D mesh of processing elements(PEs)working cooperatively to accelerate matrix multiplication.The power efficiency of such accelerators is of primary importance,especially considering the edge AI regime.This work presents the SAPER-AI accelerator,an SA accelerator with power intent specified via a unified power format representation in a simplified manner with negligible microarchi-tectural optimization effort.Our proposed accelerator switches off rows and columns of PEs in a coarse-grained manner,thus leading to SA microarchitecture complying with the varying computational requirements of modern DL workloads.Our analysis demonstrates enhanced power efficiency ranging between 10% and 25% for the best case 32×32 and 64×64 SA designs,respectively.Additionally,the power delay product(PDP)exhibits a progressive improvement of around 6%for larger SA sizes.Moreover,a performance comparison between the MobileNet and ResNet50 models indicates generally better SA performance for the ResNet50 workload.This is due to the more regular convolutions portrayed by ResNet50 that are more favored by SAs,with the performance gap widening as the SA size increases.
基金supported by the Advanced Research Program of the Chinese Academy of Sciences(No.XDA06020401)the National Natural Science Foundation of China(No.61306039)
文摘We present a novel audio-processing platform, FlexEngine, which is composed of a 24-bit applicationspecific instruction-set processor （ASIP） and five dedicated accelerators. Acceleration instructions, compact instructions and repeat instruction are added into the ASIP＇s instruction set to deal with some core tasks of hearing aid algorithms. The five configurable accelerators are used to execute several of the most common functions of hearing aids. Moreover, several low power strategies, such as clock gating, data isolation, memory partition, bypass mode, sleep mode, are also applied in this platform for power reduction. The proposed platform is implemented in CMOS 130 nm technology, and test results show that power consumption of FlexEngine is 0.863 mW with the clock frequency of 8 MHz at Vdd = 1.0 V.
基金Supported by the National Natural Science Foundation of China (No. 60236020)the Specialized Research Fund for the Doctoral Program of Higher Education (No. 20050003083)
文摘The rapid development of multimedia techniques has increased the demands on multimedia processors. This paper presents a new design method to quickly design high performance processors for new multimedia applications. In this approach, a configurable processor based on the very long instruction-set word architecture is used as the basic core for designers to easily configure new processor cores for multimedia algorithm. Specific instructions designed for multimedia applications efficiently improve the performance of the target processor. Functions not implemented in the digital signal processor （DSP） core can be easily integrated into the target processor as user-defined hardware to increase the performance. Several examples are given based on the architecture. The results show that the processor performance is enhanced approximately 4 times on the H.263 codec and that the processor outperforms both DSPs and single instruction multiple data （SIMD） multimedia extension architectures by up to 8 times when computing the 2-D-IDCT.
