期刊文献+
共找到5篇文章
< 1 >
每页显示 20 50 100
Scalable modeling and comparison for spiral inductors using enhanced 1-π and 2-π topologies 被引量:3
1
作者 邹欢欢 孙玲玲 +1 位作者 文进才 刘军 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2010年第5期126-132,共7页
Two different scalable models developed based on enhanced 1-πand 2-πtopologies are presented for onchip spiral inductor modeling.All elements used in the two topologies for accurately predicting the characteristics ... Two different scalable models developed based on enhanced 1-πand 2-πtopologies are presented for onchip spiral inductor modeling.All elements used in the two topologies for accurately predicting the characteristics of spiral inductors at radio frequencies are constructed in geometry-dependent equations for scalable modeling.Then a comparison between the 1-πand 2-πscalable models is made from the following aspects:the complexity of equivalent circuit models and parameter-extraction procedures,scalable rules and the accuracy of scalable models.The two scalable models are further verified by the excellent match between the measured and simulated results on extracted parameters up to self-resonant frequency(SRF) for a set of spiral inductors with different L,R and N,which are fabricated by employing 0.18-μm 1P6M RF CMOS technology. 展开更多
关键词 RF-CMOS on-chip spiral inductor scalable model 1-π 2-π
原文传递
RF CMOS modeling:a scalable model of RF-MOSFET with different numbers of fingers
2
作者 余裕宁 孙玲玲 刘军 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2010年第11期33-37,共5页
A novel scalable model for multi-finger RF MOSFETs modeling is presented.All the parasitic components, including gate resistance,substrate resistance and wiring capacitance,are directly determined from the layout.This... A novel scalable model for multi-finger RF MOSFETs modeling is presented.All the parasitic components, including gate resistance,substrate resistance and wiring capacitance,are directly determined from the layout.This model is further verified using a standard 0.13μm RF CMOS process with nMOSFETs of different numbers of gate fingers,with the per gate width fixed at 2.5μm and the gate length at 0.13μm.Excellent agreement between measured and simulated S-parameters from 100 MHz to 20 GHz demonstrate the validity of this model. 展开更多
关键词 RF-MOSFETs scalable model parasitic components layout-based
原文传递
Physical modeling based on hydrodynamic simulation for the design of InGaAs/InP double heterojunction bipolar transistors 被引量:1
3
作者 葛霁 刘洪刚 +2 位作者 苏永波 曹玉雄 金智 《Chinese Physics B》 SCIE EI CAS CSCD 2012年第5期669-674,共6页
A physical model for scaling and optimizing InGaAs/InP double heterojunction bipolar transistors(DHBTs) based on hydrodynamic simulation is developed.The model is based on the hydrodynamic equation,which can accurat... A physical model for scaling and optimizing InGaAs/InP double heterojunction bipolar transistors(DHBTs) based on hydrodynamic simulation is developed.The model is based on the hydrodynamic equation,which can accurately describe non-equilibrium conditions such as quasi-ballistic transport in the thin base and the velocity overshoot effect in the depleted collector.In addition,the model accounts for several physical effects such as bandgap narrowing,variable effective mass,and doping-dependent mobility at high fields.Good agreement between the measured and simulated values of cutoff frequency,f t,and maximum oscillation frequency,f max,are achieved for lateral and vertical device scalings.It is shown that the model in this paper is appropriate for downscaling and designing InGaAs/InP DHBTs. 展开更多
关键词 InGaAs/InP double heterojunction bipolar transistors hydrodynamic simulation lateraland vertical scalable model
原文传递
Interference Cancellation Based Neural Receiver for Superimposed Pilot in Multi-Layer Transmission
4
作者 Xiao Han Tian Wenqiang +4 位作者 Jin Shi Liu Wendong Shen Jia Shi Zhihua Zhang Zhi 《China Communications》 2025年第1期75-88,共14页
In this paper,an interference cancellation based neural receiver for superimposed pilot(SIP)in multi-layer transmission is proposed,where the data and pilot are non-orthogonally superimposed in the same time-frequency... In this paper,an interference cancellation based neural receiver for superimposed pilot(SIP)in multi-layer transmission is proposed,where the data and pilot are non-orthogonally superimposed in the same time-frequency resource.Specifically,to deal with the intra-layer and inter-layer interference of SIP under multi-layer transmission,the interference cancellation with superimposed symbol aided channel estimation is leveraged in the neural receiver,accompanied by the pre-design of pilot code-division orthogonal mechanism at transmitter.In addition,to address the complexity issue for inter-vendor collaboration and the generalization problem in practical deployments,respectively,this paper also provides a fixed SIP(F-SIP)design based on constant pilot power ratio and scalable mechanisms for different modulation and coding schemes(MCSs)and transmission layers.Simulation results demonstrate the superiority of the proposed schemes on the performance of block error rate and throughput compared with existing counterparts. 展开更多
关键词 interference cancellation model scalability neural receiver superimposed pilot
在线阅读 下载PDF
High efficiency modeling of broadband millimeter-wave CMOS FETs with gate width scalability by using pre-modeled cells
5
作者 唐杨 叶佐昌 王燕 《Journal of Semiconductors》 EI CAS CSCD 2014年第3期85-90,共6页
Thisworkpresentsahighlyefficientapproachforbroadbandmodelingofmillimeter-waveCMOSFETs with gate width scalability by using pre-modeled cells. Only a few devices with varied gate width are required to be measured and m... Thisworkpresentsahighlyefficientapproachforbroadbandmodelingofmillimeter-waveCMOSFETs with gate width scalability by using pre-modeled cells. Only a few devices with varied gate width are required to be measured and modeled with fixed models, and later used as pre-modeled cells. Then a target device with the desired gate width is constructed by choosing appropriate cells and connecting them with a wiring network. The corresponding scalable model is constructed by incorporating the fixed models of the cells used in the target device and the scalable model of the connection wires. The proposed approach is validated by experiments on 65-nm CMOS process up to 40 GHz and across a wide range of gate widths. 展开更多
关键词 CMOS MOSFETs layout millimeter-wave scalable model
原文传递
上一页 1 下一页 到第
使用帮助 返回顶部