期刊文献+
共找到3篇文章
< 1 >
每页显示 20 50 100
Interface states in Al_2O_3/AlGaN/GaN metal-oxide-semiconductor structure by frequency dependent conductance technique
1
作者 廖雪阳 张凯 +4 位作者 曾畅 郑雪峰 恩云飞 来萍 郝跃 《Chinese Physics B》 SCIE EI CAS CSCD 2014年第5期505-509,共5页
Frequency dependent conductance measurements are implemented to investigate the interface states in Al2O3/A1GaN/GaN metal-oxide-semiconductor (MOS) structures. Two types of device structures, namely, the recessed ga... Frequency dependent conductance measurements are implemented to investigate the interface states in Al2O3/A1GaN/GaN metal-oxide-semiconductor (MOS) structures. Two types of device structures, namely, the recessed gate structure (RGS) and the normal gate structure (NGS), are studied in the experiment. Interface trap parameters includ-ing trap density Dit, trap time constant ιit, and trap state energy ET in both devices have been determined. Furthermore, the obtained results demonstrate that the gate recess process can induce extra traps with shallower energy levels at the Al2O3/AlGaN interface due to the damage on the surface of the AlGaN barrier layer resulting from reactive ion etching (RIE). 展开更多
关键词 Al2O3/AlGaN/GaN interface trap states CONDUCTANCE CAPACITANCE
原文传递
Incomplete charge transfer in CMOS image sensor caused by Si/SiO_(2)interface states in the TG channel
2
作者 Xi Lu Changju Liu +4 位作者 Pinyuan Zhao Yu Zhang Bei Li Zhenzhen Zhang Jiangtao Xu 《Journal of Semiconductors》 EI CAS CSCD 2023年第11期101-108,共8页
CMOS image sensors produced by the existing CMOS manufacturing process usually have difficulty achieving complete charge transfer owing to the introduction of potential barriers or Si/SiO_(2)interface state traps in t... CMOS image sensors produced by the existing CMOS manufacturing process usually have difficulty achieving complete charge transfer owing to the introduction of potential barriers or Si/SiO_(2)interface state traps in the charge transfer path,which reduces the charge transfer efficiency and image quality.Until now,scholars have only considered mechanisms that limit charge transfer from the perspectives of potential barriers and spill back effect under high illumination condition.However,the existing models have thus far ignored the charge transfer limitation due to Si/SiO_(2)interface state traps in the transfer gate channel,particularly under low illumination.Therefore,this paper proposes,for the first time,an analytical model for quantifying the incomplete charge transfer caused by Si/SiO_(2)interface state traps in the transfer gate channel under low illumination.This model can predict the variation rules of the number of untransferred charges and charge transfer efficiency when the trap energy level follows Gaussian distribution,exponential distribution and measured distribution.The model was verified with technology computer-aided design simulations,and the results showed that the simulation results exhibit the consistency with the proposed model. 展开更多
关键词 CMOS image sensor charge transfer interface state traps
在线阅读 下载PDF
Two-dimensional analysis of the interface state effect on current gain for a 4H-SiC bipolar junction transistor 被引量:2
3
作者 张有润 张波 +1 位作者 李肇基 邓小川 《Chinese Physics B》 SCIE EI CAS CSCD 2010年第6期453-458,共6页
This paper studies two-dimensional analysis of the surface state effect on current gain for a 4H-SiC bipolar junction transistor (BJT). Simulation results indicate the mechanism of current gain degradation, which is... This paper studies two-dimensional analysis of the surface state effect on current gain for a 4H-SiC bipolar junction transistor (BJT). Simulation results indicate the mechanism of current gain degradation, which is surface Fermi level pinning leading to a strong downward bending of the energy bands to form the channel of surface electron recombination current. The experimental results are well-matched with the simulation, which is modeled by exponential distributions of the interface state density replacing the single interface state trap. Furthermore, the simulation reveals that the oxide quality of the base emitter junction interface is very important for 4H-SiC BJT performance. 展开更多
关键词 4H-SIC bipolar junction transistor current gain interface state trap
原文传递
上一页 1 下一页 到第
使用帮助 返回顶部