期刊文献+
共找到2,051篇文章
< 1 2 103 >
每页显示 20 50 100
Zuchongzhi-3 Sets New Benchmark with 105-Qubit Superconducting Quantum Processor
1
作者 LIU Danxu GE Shuyun WU Yuyang 《Bulletin of the Chinese Academy of Sciences》 2025年第1期55-56,共2页
A team of researchers from the University of Science and Technology of China(USTC)of the Chinese Academy of Sciences(CAS)and its partners have made significant advancements in random quantum circuit sampling with Zuch... A team of researchers from the University of Science and Technology of China(USTC)of the Chinese Academy of Sciences(CAS)and its partners have made significant advancements in random quantum circuit sampling with Zuchongzhi-3,a superconducting quantum computing prototype featuring 105 qubits and 182 couplers. 展开更多
关键词 quantum circuit sampling superconducting quantum computing prototype zuchongzhi superconducting quantum processor QUBITS COUPLERS
在线阅读 下载PDF
A SMART COMPENSATION SYSTEM BASED ON MCA7707 PROCESSOR
2
作者 赵敏 姚敏 颜彦 《Transactions of Nanjing University of Aeronautics and Astronautics》 EI 2001年第1期97-101,共5页
This paper presents a smart compensation system based on MCA7707 (a kind of signal processor). The li near errors and high order errors of a sensor (especially piezoresistive sensor) can be corrected by using this s... This paper presents a smart compensation system based on MCA7707 (a kind of signal processor). The li near errors and high order errors of a sensor (especially piezoresistive sensor) can be corrected by using this system. It can optimize the process of piezoresi stive sensor calibration and compensation, then, a total error factor within 0.2 % of the sensor′s repeatability errors is obtained. Data are recorded and coeff icients are determined automatically by this system, thus, the sensor compensati on is simplified greatly. For operating easily, a wizard compensation program is designed to correct every error and to get the optimum compensation. 展开更多
关键词 MCA7707 processor temp erature compensation piezoresistive sensor
在线阅读 下载PDF
DESIGN OF A SYSTEM SOFTWARE BASED ON A JAVA SOC PROCESSOR 被引量:1
3
作者 Chen Zhirui Lin Chunyou Tan Hongzhou 《Journal of Electronics(China)》 2010年第6期853-859,共7页
Java technology is spreading rapidly all over the world in recent years. It is a popular application development language for its well-encapsulation, platform-independent and high security. There are great amounts of ... Java technology is spreading rapidly all over the world in recent years. It is a popular application development language for its well-encapsulation, platform-independent and high security. There are great amounts of Java games and other gadgets on mobile platforms, as well as on set-up-box systems. As Java applications become more sophisticated, the Java Virtual Machine (JVM) mid-dle-wares in embedded systems are not satisfying, Java-specific chips extend in the market. All existing Java-based system software or Operating System (OS) are used on JVM, they cannot be used on Java processors. It is important to develop a pure Java system software or OS so that embedded systems using Java processors will have great performance in Java applications. This paper presents a set of system software designed for a Java-specified processor VP6K, which is also a System-on-Chip (SoC). This system software includes real-time multitask dispatching, file management, device management, hardware drivers, and infrastructural Application Programming Interface (APIs). According to ex-perimental results, the system software provides interfaces for Java programs to fully handle CPU resource, so that all applications can be executed properly and efficiently. VP6K embedded platform shows its good performance for Java applications when the system software is implemented. 展开更多
关键词 Java processor Operating system (OS) Task scheduling File management Device management
在线阅读 下载PDF
INTELLIGENT CONTROL SYSTEM OF PULSED MAG WELDING INVERTER BASED ON DIGITAL SIGNAL PROCESSOR
4
作者 WU Kaiyuan HUANG Shisheng WU Shuifeng LI Xinglin 《Chinese Journal of Mechanical Engineering》 SCIE EI CAS CSCD 2008年第6期86-90,共5页
A fuzzy logic intelligent control system of pulsed MAG welding inverter based on digital signal processor (DSP) is proposed to obtain the consistency of arc length in pulsed MAG welding. The proposed control system ... A fuzzy logic intelligent control system of pulsed MAG welding inverter based on digital signal processor (DSP) is proposed to obtain the consistency of arc length in pulsed MAG welding. The proposed control system combines the merits of intelligent control with DSP digital control. The fuzzy logic intelligent control system designed is a typical two-input-single-output structure, and regards the error and the change in error of peak arc voltage as two inputs and the background time as single output. The fuzzy logic intelligent control system is realized in a look-up table (LUT) method by using MATLAB based fuzzy logic toolbox, and the implement of LUT method based on DSP is also discussed. The pulsed MAG welding experimental results demonstrate that the developed fuzzy logic intelligent control system based on DSP has strong arc length controlling ability to accomplish the stable pulsed MAG welding process and controls pulsed MAG welding inverter digitally and intelligently. 展开更多
关键词 Pulsed MAG welding inverter Arc length control Fuzzy logic intelligent control Digital signal processor (DSP)
在线阅读 下载PDF
Proposal for sequential Stern-Gerlach experiment with programmable quantum processors
5
作者 胡孟军 缪海兴 张永生 《Chinese Physics B》 SCIE EI CAS CSCD 2024年第2期131-136,共6页
The historical significance of the Stern–Gerlach(SG)experiment lies in its provision of the initial evidence for space quantization.Over time,its sequential form has evolved into an elegant paradigm that effectively ... The historical significance of the Stern–Gerlach(SG)experiment lies in its provision of the initial evidence for space quantization.Over time,its sequential form has evolved into an elegant paradigm that effectively illustrates the fundamental principles of quantum theory.To date,the practical implementation of the sequential SG experiment has not been fully achieved.In this study,we demonstrate the capability of programmable quantum processors to simulate the sequential SG experiment.The specific parametric shallow quantum circuits,which are suitable for the limitations of current noisy quantum hardware,are given to replicate the functionality of SG devices with the ability to perform measurements in different directions.Surprisingly,it has been demonstrated that Wigner’s SG interferometer can be readily implemented in our sequential quantum circuit.With the utilization of the identical circuits,it is also feasible to implement Wheeler’s delayed-choice experiment.We propose the utilization of cross-shaped programmable quantum processors to showcase sequential experiments,and the simulation results demonstrate a strong alignment with theoretical predictions.With the rapid advancement of cloud-based quantum computing,such as BAQIS Quafu,it is our belief that the proposed solution is well-suited for deployment on the cloud,allowing for public accessibility.Our findings not only expand the potential applications of quantum computers,but also contribute to a deeper comprehension of the fundamental principles underlying quantum theory. 展开更多
关键词 sequential Stern-Gerlach quantum circuit quantum processor
原文传递
Efficient cache replacement framework based on access hotness for spacecraft processors
6
作者 GAO Xin NIAN Jiawei +1 位作者 LIU Hongjin YANG Mengfei 《中国空间科学技术(中英文)》 CSCD 北大核心 2024年第2期74-88,共15页
A notable portion of cachelines in real-world workloads exhibits inner non-uniform access behaviors.However,modern cache management rarely considers this fine-grained feature,which impacts the effective cache capacity... A notable portion of cachelines in real-world workloads exhibits inner non-uniform access behaviors.However,modern cache management rarely considers this fine-grained feature,which impacts the effective cache capacity of contemporary high-performance spacecraft processors.To harness these non-uniform access behaviors,an efficient cache replacement framework featuring an auxiliary cache specifically designed to retain evicted hot data was proposed.This framework reconstructs the cache replacement policy,facilitating data migration between the main cache and the auxiliary cache.Unlike traditional cacheline-granularity policies,the approach excels at identifying and evicting infrequently used data,thereby optimizing cache utilization.The evaluation shows impressive performance improvement,especially on workloads with irregular access patterns.Benefiting from fine granularity,the proposal achieves superior storage efficiency compared with commonly used cache management schemes,providing a potential optimization opportunity for modern resource-constrained processors,such as spacecraft processors.Furthermore,the framework complements existing modern cache replacement policies and can be seamlessly integrated with minimal modifications,enhancing their overall efficacy. 展开更多
关键词 spacecraft processors cache management replacement policy storage efficiency memory hierarchy MICROARCHITECTURE
在线阅读 下载PDF
在RAM上移植μC/OS-Ⅱ系统及实验设计
7
作者 张淑玲 《黑河学院学报》 2025年第1期186-188,共3页
嵌入式系统是可将应用、硬件及操作系统全部组合在一起的计算机系统,在现代社会中得到了很好的应用。采用飞利浦公司的ARM开发板,对ARM7的内核及LPC2129结构进行深入解析,成功地在ARM微处理上移植了μC/OS-Ⅱ系统,并设计实现了ADC模数... 嵌入式系统是可将应用、硬件及操作系统全部组合在一起的计算机系统,在现代社会中得到了很好的应用。采用飞利浦公司的ARM开发板,对ARM7的内核及LPC2129结构进行深入解析,成功地在ARM微处理上移植了μC/OS-Ⅱ系统,并设计实现了ADC模数转换、PWM数模转换DAC,以及CAN总线与串行通信RS232之间的数据转换与接收等实验项目,学生利用此平台可以很好地学习及开发,此设计应用于复杂的软硬件设计系统中,可大大减少软件设计周期,有很好的系统可维护性,在很多工业现场也有很好的现实意义。 展开更多
关键词 嵌入式系统 ARM处理器 CAN总线 μC/OS-Ⅱ系统
在线阅读 下载PDF
A New Cochlear Prosthetic System with an Implanted DSP 被引量:2
8
作者 麦宋平 张春 +1 位作者 晁军 王志华 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2008年第9期1745-1752,共8页
This paper proposes a cochlear prosthetic system with an implanted digital signal processor (DSP). This system transmits voice-band signals with a low data rate through the wireless link, free of the data-rate limit... This paper proposes a cochlear prosthetic system with an implanted digital signal processor (DSP). This system transmits voice-band signals with a low data rate through the wireless link, free of the data-rate limitation and suitable for future development. By optimizing the speech processing algorithm and the DSP hardware design, the implanted DSP manages to execute the continuous interleaved sampling (CIS) algorithm at a clock frequency of 3MHz and a power consumption of only 1.91mW. With an analytic power-transmission efficiency of the wireless inductive link (40%), the power overhead caused by the implanted DSP is derived as 2.87roW,which is trivial when compared with the power consumption of existing cochlear prosthetic systems (tens of milliwatts). With the DSP implanted,this new system can.be easily developed into a fully implanted cochlear prosthesis. 展开更多
关键词 cochlear prosthesis low power algorithm optimization digital signal processor power-transmission efficiency
在线阅读 下载PDF
主动声呐实时信号处理算法的MPSoC优化实现
9
作者 邹佳运 师英杰 +2 位作者 吴永清 郝程鹏 王东辉 《系统工程与电子技术》 北大核心 2025年第10期3137-3147,共11页
针对水下无人航行器(underwater unmanned vehicle,UUV)主动声呐系统对信号处理实时性、能效比及集成度的需求,采用模块化设计以及软硬件协同设计思想,提出一种基于异构多处理器片上系统(multi-processor system on chip,MPSoC)的主动... 针对水下无人航行器(underwater unmanned vehicle,UUV)主动声呐系统对信号处理实时性、能效比及集成度的需求,采用模块化设计以及软硬件协同设计思想,提出一种基于异构多处理器片上系统(multi-processor system on chip,MPSoC)的主动声呐实时信号处理算法的加速方案。首先研究适合边缘端部署的声呐信号处理算法;然后设计基于MPSoC的加速计算结构,将数字下变频、逆/快速傅里叶变换、波束形成等具有高计算复杂性的处理步骤移植到可编程逻辑端,实现显著加速;最后将目标检测等复杂度较低的步骤部署在处理器系统端,实现更高的灵活性。仿真及湖上试验结果表明,提出的方案可在数据更新周期的41%时间内完成1帧回波数据的实时处理,并可在复杂水下环境下实时有效探测运动目标。该方案在水下UUV主动声呐探测领域具有广阔的应用前景。 展开更多
关键词 水下无人航行器 主动声呐 多处理器片上系统 实时信号处理 硬件加速
在线阅读 下载PDF
全自动微生物分离培养系统Robobact System的临床应用及评价 被引量:4
10
作者 肖刚 洪国强 +2 位作者 陈月燕 李林 席云 《中国医药导报》 CAS 2006年第23期26-28,共3页
目的评价全自动微生物分离培养系统RobobactSystem临床应用情况。方法用RobobactSystem对756份临床标本进行分离培养,针对不同培养目的选用不同种类培养基,对其阳性检出时间、阳性率及阳性细菌检出种类进行临床评价。结果756份标本分离... 目的评价全自动微生物分离培养系统RobobactSystem临床应用情况。方法用RobobactSystem对756份临床标本进行分离培养,针对不同培养目的选用不同种类培养基,对其阳性检出时间、阳性率及阳性细菌检出种类进行临床评价。结果756份标本分离到348株病原菌,共48种,其中细菌298株,阳性率39.4%,真菌50株,阳性率6.6%,24h内检出的阳性321株,占42.5%,48h检出的阳性27株,占3.6%,检测的标本中无污染出现,与传统接种法相比,P<0.01,具有统计学意义。结论RobobactSystem提高了培养的阳性率,缩短了阳性检出时间,检出细菌种类多,尤其是苛氧菌阳性率增加,减少了感染机会,而且操作简便,结果快速、准确,自动化标准化非介入性接种操作,并可确保操作人员的最大安全。 展开更多
关键词 全自动分离培养 细菌
暂未订购
基于Coretx-M3的图像处理SoC设计与实现
11
作者 刘沂军 张鹤龄 +1 位作者 梅海霞 王丽杰 《吉林大学学报(信息科学版)》 2025年第1期26-33,共8页
针对单一的嵌入式处理器很难高效地完成图像处理等巨量计算任务的问题,基于FPGA(Field-Programmable Gate Array)和Coretx-M3处理器内核设计了一套具有图像处理功能的SoC(System on Chip)。硬件设计基于Xilinx公司的Kintex-7 FPGA和Arm... 针对单一的嵌入式处理器很难高效地完成图像处理等巨量计算任务的问题,基于FPGA(Field-Programmable Gate Array)和Coretx-M3处理器内核设计了一套具有图像处理功能的SoC(System on Chip)。硬件设计基于Xilinx公司的Kintex-7 FPGA和Arm公司提供的Cortex-M3内核,在FPGA上实现处理器架构,利用IP(Internet Protocol)核与Verilog设计存储器、总线系统和基本的外设,并通过总线与处理器相连,设计图像处理单元,将常用的数字图像处理算法映射为硬件描述语言,并设计总线接口与处理器相连,为SoC提供图像处理能力。软件设计基于Keil MDK工具和C语言,为SoC的外设和图像处理单元编写驱动程序,仿真了系统功能,同时以二值化算法为例将基于Matlab的数字图像处理与SoC中的图像处理单元进行充分的对比测试,结果表明该图像处理SoC不但性能优良,同时拥有FPGA与SoC的全部优势。笔者成功开发出了基于FPGA平台的具有图像处理功能的SoC,该系统在Xilinx公司的Kintex-7系列,型号为XC7K325TFFG676-2的FPGA上进行了板级验证。该设计体现出FPGA平台设计该系统的高度灵活性与高效性,提供了单一嵌入式处理器很难高效完成图像处理等巨量计算任务弊端的一种解决方案。该系统基于可重构平台设计,可实现外设功能根据需求的定制化,具有灵活度更高的优势。 展开更多
关键词 现场可编程门阵列 CORTEX-M3处理器 片上系统 硬件加速
在线阅读 下载PDF
基于双DSP(Digital Signal Processor)结构的有源滤波器检测及控制系统 被引量:3
12
作者 孙建军 王晓峰 +2 位作者 汤洪海 查晓明 陈允平 《武汉大学学报(工学版)》 CAS CSCD 北大核心 2001年第3期55-59,共5页
简要介绍了DigitalSignalProcessor(DSP)的发展及其性能特点 ,详细讨论了一种利用双DSP构成的有源滤波器检测及控制系统的实现和基本结构及算法 .
关键词 有源滤波器 灵活电力系统 数字信号 单片机 控制系统
在线阅读 下载PDF
多核堆栈处理器中多核调度机制研究与设计
13
作者 刘自昂 周永录 +1 位作者 代红兵 刘宏杰 《计算机应用与软件》 北大核心 2025年第9期263-269,共7页
多核堆栈处理器作为Forth领域的研究热点之一,目前已取得了一定的研究进展,但多核堆栈处理器面临着缺乏高效Forth系统支撑的问题。针对Forth多核堆栈处理器的特性,研究并设计一种多核调度机制,该多核调度机制的多核调度算法使用全局调度... 多核堆栈处理器作为Forth领域的研究热点之一,目前已取得了一定的研究进展,但多核堆栈处理器面临着缺乏高效Forth系统支撑的问题。针对Forth多核堆栈处理器的特性,研究并设计一种多核调度机制,该多核调度机制的多核调度算法使用全局调度,Forth任务调度算法使用可变时间片轮转调度算法和EDF(Earliest Deadline First)调度算法,重点解决多核堆栈处理器平台的Forth任务调度问题。实验表明,多核调度机制能够在基于FPGA实现和工作于100 MHz频率的多核堆栈处理器上可靠运行,实现任务的正确调度,普通任务响应时间最低为0.5 ms,实时任务的平均响应最长为9.36μs。 展开更多
关键词 多核堆栈处理器 Forth系统 多核调度机制 全局调度 可变时间片轮转调度算法 EDF调度算法
在线阅读 下载PDF
基于FT-X DSP轨迹跟踪的插桩工具设计与实现
14
作者 魏臻 原玉磊 +2 位作者 刘月辉 莫家胜 扈啸 《计算机工程与科学》 北大核心 2025年第8期1343-1353,共11页
程序插桩技术包括动态技术和静态技术,在程序执行过程中主要用于动态分析,广泛应用于漏洞挖掘、缺陷检测、性能分析与优化等领域,是进行程序执行路径收集、函数调用分析的主要手段。在嵌入式系统中,传统的插桩方法常常因无操作系统、复... 程序插桩技术包括动态技术和静态技术,在程序执行过程中主要用于动态分析,广泛应用于漏洞挖掘、缺陷检测、性能分析与优化等领域,是进行程序执行路径收集、函数调用分析的主要手段。在嵌入式系统中,传统的插桩方法常常因无操作系统、复杂体系结构和有限内存等限制而难以实施。以静态插桩算法为研究目的,聚焦嵌入式系统调试场景中的插桩需求,除了介绍程序插桩技术的基本原理,系统性地分析目前插桩的典型方法以外,设计并实现了基于FT-X DSP轨迹跟踪的插桩工具Dbtrace。同时,针对插桩开销问题,全面测量了不同插桩方案程序执行的时间开销和代码膨胀率,并与未插桩的程序进行对比。实验结果表明,Dbtrace能有效跟踪和记录程序执行的轨迹信息,降低了内存占用和插桩开销,可以有效解决嵌入式系统的插桩调试问题。 展开更多
关键词 嵌入式系统 数字信号处理器 静态插桩 函数调用 轨迹跟踪
在线阅读 下载PDF
面向天河新一代超算系统的大规模精确对角化方法
15
作者 李彪 刘杰 王庆林 《计算机研究与发展》 北大核心 2025年第6期1347-1362,共16页
精确对角化(exact diagonalization)方法是一种在量子物理、凝聚态物理等领域广泛应用的数值计算方法,是最直接求得量子系统基态的数值方法.仅从哈密顿矩阵的对称性出发,利用无矩阵(matrix-free)方法、分层通信模型以及适配于MT-3000的... 精确对角化(exact diagonalization)方法是一种在量子物理、凝聚态物理等领域广泛应用的数值计算方法,是最直接求得量子系统基态的数值方法.仅从哈密顿矩阵的对称性出发,利用无矩阵(matrix-free)方法、分层通信模型以及适配于MT-3000的数据级并行算法,提出了面向天河新一代超算系统上的超大稀疏哈密顿矩阵向量乘异构并行算法,可以实现基于一维Hubbard模型的大规模精确对角化.提出的并行算法在天河新一代超算系统上进行了测试,其中在1400亿维度矩阵规模上,8192进程相比256进程强扩展效率为55.27%,而弱扩展到7300亿维度矩阵规模上,13740个进程相比64进程的弱扩展效率保持在51.25%以上. 展开更多
关键词 精确对角化 HUBBARD模型 异构并行计算 MT-3000处理器 量子多体系统
在线阅读 下载PDF
Parallel Implementation of Radiation Hydrodynamics Coupled with Particle Transport on Software Infrastructure JASMIN
16
作者 REN Jian WEI Junxia CAO Xiaolin 《计算物理》 北大核心 2025年第5期608-618,共11页
In this work,we present a parallel implementation of radiation hydrodynamics coupled with particle transport,utilizing software infrastructure JASMIN(J Adaptive Structured Meshes applications INfrastructure)which enca... In this work,we present a parallel implementation of radiation hydrodynamics coupled with particle transport,utilizing software infrastructure JASMIN(J Adaptive Structured Meshes applications INfrastructure)which encapsulates high-performance technology for the numerical simulation of complex applications.Two serial codes,radiation hydrodynamics RH2D and particle transport Sn2D,have been integrated into RHSn2D on JASMIN infrastructure,which can efficiently use thousands of processors to simulate the complex multi-physics phenomena.Moreover,the non-conforming processors strategy has ensured RHSn2D against the serious load imbalance between radiation hydrodynamics and particle transport for large scale parallel simulations.Numerical results show that RHSn2D achieves a parallel efficiency of 17.1%using 90720 cells on 8192 processors compared with 256 processors in the same problem. 展开更多
关键词 processors strategy parallel performance radiation hydrodynamics particle transport multi-physics models software infrastructure
原文传递
基于人工智能的医院信息数据自动化监控系统 被引量:2
17
作者 高明 曹春亚 《电子设计工程》 2025年第2期102-105,111,共5页
为实现医院信息数据的自动化、实时化监控,提升医院运营效率和医疗服务质量,设计基于人工智能的医院信息数据自动化监控系统。数据采集引擎利用传感器,自动化采集患者基本信息、患者临床数据等各类医院数据。所采集数据利用无线通信单元... 为实现医院信息数据的自动化、实时化监控,提升医院运营效率和医疗服务质量,设计基于人工智能的医院信息数据自动化监控系统。数据采集引擎利用传感器,自动化采集患者基本信息、患者临床数据等各类医院数据。所采集数据利用无线通信单元,结合LORA模块与WIFI模块,使用TCP/IP协议传送至STM32F030RCT6处理器。该处理器运行深层递归神经网络,采用单元控制机制,通过遗忘门与更新门进行网络状态的更新,输出异常医院信息数据监测结果,实现医院信息数据的自动化监控。系统测试结果表明,所设计系统能够实时监控医院患者生理数据等不同类型的医院信息数据,实时监测异常医院信息数据,为患者提供更加安全、便捷的医疗服务。 展开更多
关键词 人工智能 医院信息数据 自动化 监控系统 处理器 遗忘门
在线阅读 下载PDF
一种异构多核系统动态调度协处理器设计
18
作者 曾树铭 倪伟 《合肥工业大学学报(自然科学版)》 北大核心 2025年第2期185-195,共11页
为研究异构多核片上系统(multi-processor system on chip,MPSoC)在密集并行计算任务中的潜力,文章设计并实现了一种适用于粗粒度数据特征、面向任务级并行应用的异构多核系统动态调度协处理器,采用了片上缓存、任务输出的多级写回管理... 为研究异构多核片上系统(multi-processor system on chip,MPSoC)在密集并行计算任务中的潜力,文章设计并实现了一种适用于粗粒度数据特征、面向任务级并行应用的异构多核系统动态调度协处理器,采用了片上缓存、任务输出的多级写回管理、任务自动映射、通讯任务乱序执行等机制。实验结果表明,该动态调度协处理器不仅能够实现任务级乱序执行等基本设计目标,还具有极低的调度开销,相较于基于动态记分牌算法的调度器,运行多个子孔径距离压缩算法的时间降低达17.13%。研究结果证明文章设计的动态调度协处理器能够有效优化目标场景下的任务调度效果。 展开更多
关键词 动态调度 硬件调度器 异构多核系统 任务级并行 编程模型 片上缓存 片上网络
在线阅读 下载PDF
电机控制系统的智能化升级与创新 被引量:1
19
作者 马祥 《电动工具》 2025年第2期36-39,共4页
围绕电机控制系统的智能化升级与创新发展研究,介绍传感器、通信与网络化控制在电机控制系统中的应用实践。探讨高性能处理器与芯片以及电磁兼容性设计等电机控制系统智能化升级的关键技术,提出自适应控制与优化以及智能故障诊断与预测... 围绕电机控制系统的智能化升级与创新发展研究,介绍传感器、通信与网络化控制在电机控制系统中的应用实践。探讨高性能处理器与芯片以及电磁兼容性设计等电机控制系统智能化升级的关键技术,提出自适应控制与优化以及智能故障诊断与预测的创新方向。 展开更多
关键词 电机 控制系统 智能 处理器 故障诊断
在线阅读 下载PDF
Analog parallel processor for broadband multifunctional integrated system based on silicon photonic platform
20
作者 Na Qian Defu Zhou +5 位作者 Haowen Shu Ming Zhang Xingjun Wang Daoxin Dai Xiao Deng Weiwen Zou 《Light(Science & Applications)》 2025年第3期746-756,共11页
Sharing the hardware platform between diverse information systems to establish full cooperation among different functionalities has attracted substantial attention.However,broadband multifunctional integrated systems ... Sharing the hardware platform between diverse information systems to establish full cooperation among different functionalities has attracted substantial attention.However,broadband multifunctional integrated systems with large operating frequency ranges are challenging due to the bandwidth and computing speed restrictions of electronic circuitry.Here,we report an analog parallel processor(APP)based on the silicon photonic platform that directly discretizes and parallelizes the broadband signal in the analog domain.The APP first discretizes the signal with the optical frequency comb and then adopts optical dynamic phase interference to reassign the analog signal into 2N parallel sequences.Via photonic analog parallelism,data rate and data volume in each sequence are simultaneously compressed,which mitigates the requirement on each parallel computing core.Moreover,the fusion of the outputs from each computing core is equivalent to directly processing broadband signals.In the proof-of-concept experiment,two-channel analog parallel processing of broadband radar signals and high-speed communication signals is implemented on the single photonic integrated circuit.The bandwidth of broadband radar signal is 6 GHz and the range resolution of 2.69 cm is achieved.The wireless communication rate of 8 Gbit/s is also validated.Breaking the bandwidth and speed limitations of the single-computing core along with further exploring the multichannel potential of this architecture,we anticipate that the proposed APP will accelerate the development of powerful optoelectronic processors as critical support for applications such as satellite networks and intelligent driving. 展开更多
关键词 analog parallel processor sharing hardware platform multifunctional integrated systems establish full cooperation different functionalities analog parallel processor app based silicon photonic platform electronic circuitryherewe broadband signal
原文传递
上一页 1 2 103 下一页 到第
使用帮助 返回顶部