期刊文献+

高性能新型交换结构综述 被引量:6

A Survey on High Performance Switch Architecture
在线阅读 下载PDF
导出
摘要 目前基于单级交换结构(single-stage switch)集中式调度的路由器已经不能满足Internet网络流量、网络规模和上层应用的快速发展.近年来,旨在提高路由器可扩展性、吞吐率、QoS能力的高性能交换技术,成为路由器技术研究中的一大热点.文章从体系结构、调度策略、QoS特性三个方面对高性能交换结构研究进展进行了综述,以可扩展性、实现复杂度、延迟和吞吐率保证、负载均衡及报文乱序为主要衡量指标分析比较了每一类交换结构调度算法的性能,最后提出下一步的研究课题和思路. Current router architectures based on single-stage switch with centralized scheduling cannot meet the Internet development requirements in terms of traffic,the number of hosts and applications.In the last couple of years,high performance switches in order to promote the scalability,throughput and QoS capabilities of Internet routers have attracted more and more attention in the area of router technology.The paper presents a survey of high performance switch design from aspects of architecture,scheduling strategy and QoS features,further analyses and compares the scheduling algorithms for each switch architecture in terms of scalability,implementation complexity,delay and throughput guarantees,load balancing and packet reordering.Finally,future directions and possible open problems are discussed.
出处 《电子学报》 EI CAS CSCD 北大核心 2010年第10期2389-2399,共11页 Acta Electronica Sinica
基金 国家自然科学基金"基于FIS的路由器体系结构关键技术研究"项目(No.61003301) 国家973重点基础研究发展规划(No.2009CB320503) 国家863高技术研究发展计划(No.2008AA01A325)
关键词 交换体系结构 带缓冲的Crossbar 负载均衡交换 并行报文交换 多级交换 switch architecture buffered crossbar load-balanced switch parallel packet switch multi-stage switch
  • 相关文献

参考文献75

  • 1江勇,吴建平,徐恪.高性能交换体系结构及其调度算法分析[J].电子学报,2000,28(Z1):105-109.
  • 2McKeown N.The iSLIP scheduling algorithm for input-queued switches [J].IEEE/ACM Trans.Networking,Apr.1999,vol.7(2).
  • 3Anderson T E,Owicki S S,Saxe J B,Thacker C P.High-speed switch scheduling for local-area networks [J].ACM Transactions on Computer Systems,1999,vol.11(4):319-352.
  • 4Marsan M,Bianco A,Leonardi E,Milla L.RPA:A flexible scheduling algorithm for input buffered switches[J].IEEE Transactions on Communications,1999,vol.47(12):1921-1933.
  • 5Mekkittikui A,McKeown N.A practical scheduling algorithm to achieve 100% throughput in input-queued switches .In:Proceedings of the IEEE INFOCOM .San FranCisco,IEEE Communications Society,1998.792-799.
  • 6Duan H,Lockwood J,Kang S,Will J.A high performance OC12/OC48 queue design prototype for input buffered atm switches .In:Hasegawa T,ed.Proceedings of the IEEE INFOCOM .Kobe,IEEE Communications Society,1997.20-28.
  • 7Oki E,Rojas-Cessa R,Chao H J.A pipeline-based maximalsized matching scheme for high-speed input-buffered switches [J].IEICE Trans.Commun.,July 2002,vol.E85-B(7):1302-1311.
  • 8徐扬,唐毅,文振焜,刘斌.针对高速交换结构的广义极大匹配调度算法[J].电子学报,2007,35(10):1809-1816. 被引量:2
  • 9Chang C S,Lee D S,Jou Y S.Load balanced Birkhoff-Von Neumann switches part Ⅰ:One-stage buffering [J].Computer Communications,2002,25(6):611-622.
  • 10Minkenberg C.Current issues in packet switch design [J].ACM SigComm.Comput.Comm.Rev.,Jan.2003,33(1).

二级参考文献78

  • 1[39]A.Charny,et al.Algorithms for providing bandwidth and delay guarantees in input-buffered crossbars with speed up[A].6th IEEE/IFIP IWQoS’98[C],Napa,CA,1998.
  • 2[40]S.-T.Chuang,A.Goel,N.McKeown and B.Prabhakar.Matching output queueing with a combined input/output-queued switch[J].IEEE J.Select.Areas Commun.,June 1999,17:1030-1039.
  • 3[41]A.C.Kam and K.-Y.Siu.Linear-complexity algorithms for QoS support in input-queued switches with no speedup[J].IEEE J.Select.Areas Commun.,June 1999,17:1040-1056.
  • 4[42]Cruz,R.A calculus for network delay,part I:network elements in isolation[J].IEEE Trans.Information Theory,1991,37(1):114-121.
  • 5[43]J.Turner.New directions in communications (or which way to the information age)[J].IEEE Commun.Mag.,1986,24:8-15.
  • 6[44]L.Zhang.A New Architecture for packet switching network protocols[D].Ph.D.dissertation.MIT.Cambridge,MA,1989.
  • 7[45]P.Krishna,N.S.Patel,A.Charny and R.J.Simcoe.On the speedup required for work-conserving crossbar switches[J].IEEE J.Select.Areas Commun.,June 1999,17:1057-1065.
  • 8[46]A.Mekkittikul and N.McKeown.A starvation-free algorithm for achievin- 100% throughput in an input-queued switch[A].Proc.ICCCN[C],1996.
  • 9[47]S.Li and N.Ansari.Provisioning QoS features for input-queued ATM switches[J].Electron.Lett.,1998,34(19):1826-1827.
  • 10[1]N.McKeown.Scheduling algorithms for input-queued cell switches[D].Ph.D.dissertation,Univ.California,Berkeley.CA.May 1995.

共引文献20

同被引文献40

  • 1伊鹏,汪斌强,郭云飞,李挥.一种可提供QoS保障的新型交换结构[J].电子学报,2007,35(7):1257-1263. 被引量:7
  • 2徐扬,唐毅,文振焜,刘斌.针对高速交换结构的广义极大匹配调度算法[J].电子学报,2007,35(10):1809-1816. 被引量:2
  • 3戴浩,沈孝钧.在7级混洗交换网络中实现16×16的可重排性[J].电子学报,2007,35(10):1875-1885. 被引量:8
  • 4Tonguz O K, Sunil Maloo. Internet access via LEO networks: TCP/IP or ATM? [ A ]. Global satellitte Conference[ C]. Piscataway: IEEE, , 1999.301 - 305.
  • 5Ors T, Sun Z, Evans B G.A meshed VSAT satellite network architecture using an on-board ATM switch[ A]. IEEE, Interna- tional Conference on Performance, Computing, and Communi- cations[ C]. Piscataway: IEEE, 1997.208 - 214.
  • 6Buster D. Towards IP for space-based communications sys- tems:a CISCO systems assessment of a single board muter [ A ]. Mifitary Communications Conference [ C ]. Piscataway: IEEE, 2005.1 - 7.
  • 7Choudhury A K, Hahne E L. A new buffer management scheme for hierarchical shared memory switches[]. IEEE Networking, 1997,5(5) :728 - 738.
  • 8Jong-Seon Kim,Lee D C. Weighted round robin packet sched- uler using relative service share [ A]. Military Communications Conference[ C ]. Hscataway: IEEE, 2001.988 - 992.
  • 9Ito Y, Tasaka S. Variably weighted round robin queueing for core IP routers[ A]. IEEE International Conference on Perfor- mance, Computing and Communications [ C ]. Piscataway: IEEE,2002. 159 - 166.
  • 10Zhang Y, Harrison P G. Performance of a priority-weighted round robin mechanism for differentiated service networks [ A ]. International Conference on Computer Communications and Networks[ C]. Piscataway: IEEE, 2007.1198 - 1203.

引证文献6

二级引证文献22

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部