期刊文献+

Study on the degradation of NMOSFETs with ultra-thin gate oxide under channel hot electron stress at high temperature 被引量:3

Study on the degradation of NMOSFETs with ultra-thin gate oxide under channel hot electron stress at high temperature
原文传递
导出
摘要 This paper studies the degradation of device parameters and that of stress induced leakage current (SILC) of thin tunnel gate oxide under channel hot electron (CHE) stress at high temperature by using n-channel metal oxide semiconductor field effect transistors (NMOSFETs) with 1.4-nm gate oxides. The degradation of device parameters under CHE stress exhibits saturating time dependence at high temperature. The emphasis of this paper is on SILC of an ultra-thin-gate-oxide under CHE stress at high temperature. Based on the experimental results, it is found that there is a linear correlation between SILC degradation and Vh degradation in NMOSFETs during CHE stress. A model of the combined effect of oxide trapped negative charges and interface traps is developed to explain the origin of SILC during CHE stress. This paper studies the degradation of device parameters and that of stress induced leakage current (SILC) of thin tunnel gate oxide under channel hot electron (CHE) stress at high temperature by using n-channel metal oxide semiconductor field effect transistors (NMOSFETs) with 1.4-nm gate oxides. The degradation of device parameters under CHE stress exhibits saturating time dependence at high temperature. The emphasis of this paper is on SILC of an ultra-thin-gate-oxide under CHE stress at high temperature. Based on the experimental results, it is found that there is a linear correlation between SILC degradation and Vh degradation in NMOSFETs during CHE stress. A model of the combined effect of oxide trapped negative charges and interface traps is developed to explain the origin of SILC during CHE stress.
出处 《Chinese Physics B》 SCIE EI CAS CSCD 2009年第12期5479-5484,共6页 中国物理B(英文版)
基金 Project supported by the National Natural Science Foundation of China (Grant Nos 60736033 and 60506020)
关键词 threshold voltage interface traps stress induced leakage current threshold voltage, interface traps, stress induced leakage current
  • 相关文献

参考文献29

  • 1Nair D R, Mahapatra S, Shukuri S and Bude J D 2005 IEEE Trans. Electron Devices 52 534.
  • 2Kumar P B, Nair D R and Mahapatra S 2006 IEEE Trans. Device and Materials Reliability 6 81.
  • 3Esseni D, Selmi L, Ghetti A and Sangiorgi E 2000 IEEE Trans. Electron Devices 47 2194.
  • 4Esseni D, Bude J D and Selmi L 2000 IEDM Tech. Dig. 339.
  • 5Mahapatra S, Shukuri S and Bude J 2002 IEEE Trans. Electron Devices 49 1302.
  • 6Goguenheim D, Bravaix A, Vuillaume D, Mondon F, Jourdain M and Meinertzhagen A 1999 Journal of NonCrystalline Solids 245 41.
  • 7Esseni D, Bude J D and Selmi L 2002 IEEE Trans. Electron Devices 49 247.
  • 8Yang G Y, Huo Z L, Wang J Y, Mao L F, Wang Z O, Tan C H and Xu M Z 2003 Chin. J. Semicond. 24 131.
  • 9Ghidini G, Sebastiani A and Brazzelli D 2002 40th Annual Reliability Physics Symposium Proceedings 415.
  • 10Blauwe J D, Wellekens D, Groeseneken G, Haspeslagh L, Houdt V J, Deferm L and Maes H E 1998 IEEE Trans. Electron Devices 45 247.

同被引文献14

  • 1陈卫兵,徐静平,邹晓,李艳萍,许胜国,胡致富.小尺寸MOSFET隧穿电流解析模型[J].物理学报,2006,55(10):5036-5040. 被引量:5
  • 2Choi C H, Nam K Y, Yu Z P, et al. Impact of gate direct tunneling current on circuit performance: A simulation study[J]. IEEE Transactions on Electron Devices, 2001, 48(12): 2823-2829.
  • 3Hsu C H, Lee C C, Lin Y T, et al. Enhanced hole gate direct tunneling current in process-induced uniaxial compressive stress p-MOSFETs[J]. IEEE Transactions on Electron Devices, 2009, 56(8): 1667-1673.
  • 4Lee W H, Chen M J. Gate direct tunneling current in uniaxially compressive strained nMOSFETs: A sensitive measure of electron piezo effective mass[J]. IEEE Transactions on Electron Devices, 2011, 58(1): 39-45.
  • 5Vianello E, Driussi F, Esseni D, et al. Explanation of SILC probability density distributions with nonuniform generation of traps in the tunnel oxide of flash memory arrays[J]. IEEE Transactions on Electron Devices, 2007, 54(8): 1953-1962.
  • 6Driussi F, Widdershoven F, Esseni, et al. Experimental characterization of statistically independent defects in gate dielectrics-part I: Description and validation of the model[J]. IEEE Transactions on Electron Devices, 2005, 52(5): 942-948.
  • 7Fiegna C, Abramo A. Analysis of quantum effects in nonuniformly doped MOS structures[J]. IEEE Transactions on Electron Devices, 1998, 45(4): 877-880.
  • 8Ip B K, Brews J R. Quantum effects upon drain current in a biased MOSFET[J]. IEEE Transactions on Electron Devices, 1998, 45(10): 2213-2221.
  • 9Mondal I, Dutta A K. An Analytical gate tunneling current model for MOSFETs having ultrathin gate oxides[J]. IEEE Transactions on Electron Devices, 2008, 55(7): 1682-1692.
  • 10Pavel A A, Sharma A, Islam N. An improved model for calculating tunneling current in nanocrystal memory[J]. IEEE Electron Device Lett, 2008, 29(12): 1370-1372.

引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部