期刊文献+

AVC/H.264整数离散余弦变换及反变换的结构设计 被引量:3

Design of Integer DCT and Inverse DCT of AVC/H.264
在线阅读 下载PDF
导出
摘要 根据AVC/H.264标准中提出的整数离散余弦变换(DCT)及其反变换(iDCT)算法,旨在给出一种能够同时实现4×4,8×8 DCT/IdCT和Hadamard变换的设计方法。设计中充分利用DCT和iDCT的相似性和算法对称性,用高度并行结构来加快处理速度。采用一维DCT/iDCT单元复用的方式实现二维DCT/iDCT运算,同时提出实现设计的全定制实现方法,对全定制实现此设计进行初步布局规划。 In this paper,according to the arithmetic of integer DCT/iDCT in AVC/H.264 international standard,a unified architecture is proposed for parallel 8×8 integer DCT and iDCT, it is also able to process 4×1 DCT, DCT and Hadamard transformation. The comparability between DCT and iDCT and the symmetry of their arithmetic have been utilized in this de sign,2-D DCT/iDCT is implemented using duplicated 1-D DCT/iDCTs. At the same time,some design methods of full cus- tom design are proposed to implement it.
作者 魏利风
出处 《现代电子技术》 2008年第4期121-123,125,共4页 Modern Electronics Technique
关键词 AVC/H.264 离散余弦变换 并行 全定制 AVC/H.264 DCT parallel full custom design
  • 相关文献

参考文献4

二级参考文献28

  • 1刘凌志,戎蒙恬,姜黎.一种并行结构的二维正/逆整数变换处理器[J].上海交通大学学报,2004,38(12):2048-2051. 被引量:3
  • 2Uramoto S,et al.A 100MHz 2-D Discrete Cosine Transform Core Processor[Jl. IEEE J. Solid-state Circuits. 1992-04, 27: 492-499.
  • 3Sun M T, et al. A Concurrent Architecture for VLSI Implementation of Discrete Cosine Transform[J], IEEE Trans. Circuit Syst., 1987-08,34(8).
  • 4Chen W, et al, A Fast Computational Algorithm for the Discrete Cosine Transform[J]. IEEE Trans, Commun, 1977-09, 25: 1004-1009.
  • 5Madisetti Avanindra, et al. A 100MHz 2-D 8x8DCT/IDCT Processor for HDTV Applications[J]. IEEE Transactions on Circuits and Systems for Video Technology, 1995-04, 5 (2).
  • 6Srinivasan V., et al. VLSI Design of High-Speed Time-Recuisive 2-D DCT/IDCT Processor for Video Applications [J]. IEEE Transaction on Circuits and Systems for video Technology, 1996-02, 6 ( 1 ):87-96.
  • 7Jen-shium Chiang, et al. A High Throughout z-Dimensional DCT/IDCT Architecture for Real-time Image and video System [A], The 8th IEEE International conference on Electroaics, cricuits and systems, 2001,ICECS 2001 [C]. 2001, 2:867-870.
  • 8Yamazaki T, et al. Multi-purpose inner-product LSI for Video Rate Signal Processing[A]. IEEE Workshop on VLSI Signal Process[C]. 1990-11,1-12.
  • 9Cheng Kuo-Hsing, et al, The Design and implementation of DCT/IDCT Chip with Novel Architecture[A], ISCAS 2000-IEEE International Symposium on Circuits and Systems[C]. Geneva, Switzerland, 2000-05, 28-31.
  • 10Miyazaki T. DCT/IDCT Processor for HDTV Signal Processing with DSP Silicon Compiler[J]. VLSI Signal Processing, 1993, (5): 151-158.

共引文献12

同被引文献23

引证文献3

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部